

## ADS54J60 Dual-Channel, 16-Bit, 1.0-GSPS Analog-to-Digital Converter

### 1 Features

- 16-Bit Resolution, Dual-Channel, 1-GSPS ADC
- Noise Floor:  $-159$  dBFS/Hz
- Spectral Performance ( $f_{IN} = 170$  MHz at  $-1$  dBFS):
  - SNR: 70 dBFS
  - NSD:  $-157$  dBFS/Hz
  - SFDR: 86 dBc (Including Interleaving Tones)
  - SFDR: 96 dBc (Except HD2, HD3, and Interleaving Tones)
- Spectral Performance ( $f_{IN} = 350$  MHz at  $-1$  dBFS):
  - SNR: 67.5 dBFS
  - NSD:  $-154.5$  dBFS/Hz
  - SFDR: 75 dBc
  - SFDR: 85 dBc (Except HD2, HD3, and Interleaving Tones)
- Channel Isolation: 100 dBc at  $f_{IN} = 170$  MHz
- Input Full-Scale:  $1.9 V_{PP}$
- Input Bandwidth (3 dB): 1.2 GHz
- On-Chip Dither
- Integrated Wideband DDC Block
- JESD204B Interface with Subclass 1 Support:
  - 2 Lanes per ADC at 10.0 Gbps
  - 4 Lanes per ADC at 5.0 Gbps
  - Support for Multi-Chip Synchronization
- Power Dissipation: 1.35 W/ch at 1 GSPS
- VQFN-72 Package (10 mm x 10 mm)

### 2 Applications

- Radar and Antenna Arrays
- Broadband Wireless
- Cable CMTS, DOCSIS 3.1 Receivers
- Communications Test Equipment
- Microwave Receivers
- Software Defined Radio (SDR)
- Digitizers

### 3 Description

The ADS54J60 is a low-power, wide-bandwidth, 16-bit, 1.0-GSPS, dual-channel, analog-to-digital converter (ADC). Designed for high signal-to-noise ratio (SNR), the device delivers a noise floor of  $-159$  dBFS/Hz for applications aiming for highest dynamic range over a wide instantaneous bandwidth. The device supports the JESD204B serial interface with data rates up to 10 Gbps, supporting two or four lanes per ADC. The buffered analog input provides uniform input impedance across a wide frequency range while minimizing sample-and-hold glitch energy. Each ADC channel optionally can be connected to a wideband digital down-converter (DDC) block. The ADS54J60 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low power consumption.


The JESD204B interface reduces the number of interface lines, allowing high system integration density. An internal phase-locked loop (PLL) multiplies the ADC sampling clock to derive the bit clock that is used to serialize the 16-bit data from each channel.

#### Device Information

PART NUMBER	SPEED GRADE (MSPS)	RESOLUTION (Bits)
ADS54J40	1000	14
ADS54J60	1000	16

(1) For all available packages, see the orderable addendum at the end of the data sheet.

**FFT for 170 MHz Input Signal**  
 (SNR = 69.8 dBFS; SFDR = 88 dBc;  
 IL Spur = 86 dBc; Non HD2, HD3 Spur = 89 dBc)



D003



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.2 Functional Block Diagram .....	<b>22</b>
<b>2 Applications</b> .....	<b>1</b>	7.3 Feature Description .....	<b>23</b>
<b>3 Description</b> .....	<b>1</b>	7.4 Device Functional Modes .....	<b>29</b>
<b>4 Revision History</b> .....	<b>2</b>	7.5 Register Maps .....	<b>39</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>8 Application and Implementation</b> .....	<b>61</b>
<b>6 Specifications</b> .....	<b>5</b>	8.1 Application Information .....	<b>61</b>
6.1 Absolute Maximum Ratings .....	<b>5</b>	8.2 Typical Application .....	<b>65</b>
6.2 ESD Ratings .....	<b>5</b>	<b>9 Power Supply Recommendations</b> .....	<b>67</b>
6.3 Recommended Operating Conditions .....	<b>5</b>	<b>10 Layout</b> .....	<b>68</b>
6.4 Thermal Information .....	<b>6</b>	10.1 Layout Guidelines .....	<b>68</b>
6.5 Electrical Characteristics .....	<b>6</b>	10.2 Layout Example .....	<b>69</b>
6.6 AC Characteristics .....	<b>8</b>	<b>11 Device and Documentation Support</b> .....	<b>70</b>
6.7 Digital Characteristics .....	<b>10</b>	11.1 Community Resources .....	<b>70</b>
6.8 Timing Characteristics .....	<b>11</b>	11.2 Trademarks .....	<b>70</b>
6.9 Typical Characteristics .....	<b>13</b>	11.3 Electrostatic Discharge Caution .....	<b>70</b>
<b>7 Detailed Description</b> .....	<b>22</b>	11.4 Glossary .....	<b>70</b>
7.1 Overview .....	<b>22</b>	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>70</b>

## 4 Revision History


### Changes from Revision A (May 2015) to Revision B Page

• Released to production .....	<b>1</b>
--------------------------------	----------

### Changes from Original (April 2015) to Revision A Page

• Made changes to preview document .....	<b>1</b>
--	----------

## 5 Pin Configuration and Functions





All Products

Change Count

PRODUCTS

MANUFACTURERS

RESOURCES

LIVE CHAT



### Shopping Cart:

Web ID 155352399 Access ID 63316 Salesorder Number Uncommitted

ADS54J60IRMP added to order.

Pricing is valid for this Web ID until 5/28/2016 if you place your order online.  
Quantities are not reserved until the order has been submitted.

Quantity	Part Number	<a href="#">Customer Reference</a>	
<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="button" value="Add to Cart"/>

All prices are in US dollars.

Index	Quantity	Image	Part Number	Description	Customer Reference	Available Quantity	Backorder Quantity	Unit Price	Extended Price
<input checked="" type="checkbox"/> 1	<input type="text" value="1"/>		<a href="#">ADS54J60IRMP</a>	IC ADC 16BIT 2CH 1GSPS 72VQFN	<input type="text"/>	1 Immediate	0	820.83000	\$820.83

Subtotal \$820.83  
 Shipping [Estimate](#)  
 Total unknown

### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
<b>CLOCK, SYSREF</b>			
CLKINM	28	I	Negative differential clock input for the ADC
CLKINP	27	I	Positive differential clock input for the ADC
SYSREFM	34	I	Negative external SYSREF input
SYSREFP	33	I	Positive external SYSREF input
<b>CONTROL, SERIAL</b>			
PDN	50	I/O	Power down. Can be configured via an SPI register setting. Can be configured to fast overrange output for channel A via the SPI.
RESET	48	I	Hardware reset; active high. This pin has an internal 20-k $\Omega$ pulldown resistor.
SCLK	6	I	Serial interface clock input
SDIN	5	I	Serial interface data input
SDOUT	11	O	Serial interface data output. Can be configured to fast overrange output for channel B via the SPI.
SEN	7	I	Serial interface enable
<b>DATA INTERFACE</b>			
DA0M	62	O	JESD204B serial data negative outputs for channel A
DA1M	59		
DA2M	56		
DA3M	54		
DA0P	61	O	JESD204B serial data positive outputs for channel A
DA1P	58		
DA2P	55		
DA3P	53		
DB0M	65	O	JESD204B serial data negative outputs for channel B
DB1M	68		
DB2M	71		
DB3M	1		
DB0P	66	O	JESD204B serial data positive outputs for channel B
DB1P	69		
DB2P	72		
DB3P	2		
SYNC	63	I	Synchronization input for JESD204B port
<b>INPUT, COMMON MODE</b>			
INAM	41	I	Differential analog negative input for channel A
INAP	42	I	Differential analog positive input for channel A
INBM	14	I	Differential analog negative input for channel B
INBP	13	I	Differential analog positive input for channel B
VCM	22	O	Common-mode voltage, 2.1 V. Note that analog inputs are internally biased to this pin through 600 $\Omega$ (effective), no external connection from the VCM pin to the INxP or INxM pin is required.
<b>POWER SUPPLY</b>			
AGND	18, 23, 26, 29, 32, 36, 37	I	Analog ground
AVDD	9, 12, 15, 17, 25, 30, 35, 38, 40, 43, 44, 46	I	Analog 1.9-V power supply
AVDD3V	10, 16, 24, 31, 39, 45	I	Analog 3.0-V power supply for the analog buffer
DGND	3, 52, 60, 67	I	Digital ground
DVDD	8, 47	I	Digital 1.9-V power supply
IOVDD	4, 51, 57, 64, 70	I	Digital 1.15-V power supply for the JESD204B transmitter
<b>NC, RES</b>			
NC	19-21	—	Unused pins, do not connect
RES	49	I	Reserved pin. Connect to DGND.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage range	AVDD3V	-0.3	3.6	V
	AVDD	-0.3	2.1	
	DVDD	-0.3	2.1	
	IOVDD	-0.2	1.4	
Voltage between AGND and DGND		-0.3	0.3	V
Voltage applied to input pins	INAP, INBP, INAM, INBM	-0.3	3	V
	CLKINP, CLKINM	-0.3	AVDD + 0.3	
	SYSREFP, SYSREFM	-0.3	AVDD + 0.3	
	SCLK, SEN, SDIN, RESET, SYNC, PDN	-0.2	2.1	
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

		MIN	NOM	MAX	UNIT	
Supply voltage range	AVDD3V	2.85	3.0	3.6	V	
	AVDD	1.8	1.9	2.0		
	DVDD	1.7	1.9	2.0		
	IOVDD	1.1	1.15	1.2		
Analog inputs	Differential input voltage range		1.9		V <sub>PP</sub>	
	Input common-mode voltage		2.0		V	
	Maximum analog input frequency for 1.9-V <sub>PP</sub> input amplitude <sup>(3)(4)</sup>		400		MHz	
Clock inputs	Input clock frequency, device clock frequency		500	1000	MHz	
	Input clock amplitude differential (V <sub>CLKP</sub> - V <sub>CLKM</sub> )	Sine wave, ac-coupled		0.75	1.5	V <sub>PP</sub>
		LVPECL, ac-coupled		0.8	1.6	
		LVDS, ac-coupled		0.7		
Input device clock duty cycle		45%	50%	55%		
Temperature	Operating free-air, T <sub>A</sub>		-40	85		°C
	Operating junction, T <sub>J</sub>		105 <sup>(5)</sup>		125	

(1) SYSREF must be applied for the device to initialize; see the [SYSREF Signal](#) section for details.

(2) After power-up, always use a hardware reset to reset the device for the first time; see [Table 61](#) for details.

(3) Operating 0.5 dB below the maximum-supported amplitude is recommended to accommodate gain mismatch in interleaving ADCs.

(4) At high frequencies, the maximum supported input amplitude reduces; see [Figure 36](#) for details.

(5) Prolonged use above the nominal junction temperature can increase the device failure-in-time (FIT) rate.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		ADS54J60	UNIT
		RMP (VQFNP)	
		72 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	22.3	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	5.1	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	2.4	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.1	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	2.3	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.4	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

Typical values are at T<sub>A</sub> = 25°C, full temperature range is from T<sub>MIN</sub> = -40°C to T<sub>MAX</sub> = 85°C, ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>GENERAL</b>						
	ADC sampling rate				1000	MSPS
	Resolution		16			Bits
<b>POWER SUPPLIES</b>						
AVDD3V	3.0-V analog supply		2.85	3.0	3.6	V
AVDD	1.9-V analog supply		1.8	1.9	2.0	V
DVDD	1.9-V digital supply		1.7	1.9	2.0	V
IOVDD	1.15-V SERDES supply		1.1	1.15	1.2	V
I <sub>AVDD3V</sub>	3.0-V analog supply current	V <sub>IN</sub> = full-scale on both channels		334	360	mA
I <sub>AVDD</sub>	1.9-V analog supply current	V <sub>IN</sub> = full-scale on both channels		359	510	mA
I <sub>DVDD</sub>	1.9-V digital supply current	Four lanes per ADC (20x PLL)		197	260	mA
I <sub>IOVDD</sub>	1.15-V SERDES supply current	Four lanes per ADC (20x PLL)		566	920	mA
P <sub>dis</sub>	Total power dissipation	Four lanes per ADC (20x PLL)		2.71	3.1	W
I <sub>DVDD</sub>	1.9-V digital supply current	Two lanes per ADC (40x PLL)		211		mA
I <sub>IOVDD</sub>	1.15-V SERDES supply current	Two lanes per ADC (40x PLL)		618		mA
P <sub>dis</sub>	Total power dissipation	Two lanes per ADC (40x PLL)		2.80		W
I <sub>DVDD</sub>	1.9-V digital supply current	Four lanes per ADC (20x PLL), 2X decimation		197		mA
I <sub>IOVDD</sub>	1.15-V SERDES supply current	Four lanes per ADC (20x PLL), 2X decimation		593		mA
P <sub>dis</sub>	Total power dissipation			2.74		W
I <sub>DVDD</sub>	1.9-V digital supply current	Four lanes per ADC (20x PLL), 4X decimation		176		mA
I <sub>IOVDD</sub>	1.15-V SERDES supply current	Four lanes per ADC (20x PLL), 4X decimation		562		mA
P <sub>dis</sub> <sup>(1)</sup>	Total power dissipation			2.66		W
	Global power-down power dissipation			139	315	mW

(1) See the [Power-Down Mode](#) section for details.

## Electrical Characteristics (continued)

Typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = 85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle,  $\text{AVDD3V} = 3.0\text{ V}$ ,  $\text{AVDD} = \text{DVDD} = 1.9\text{ V}$ ,  $\text{IOVDD} = 1.15\text{ V}$ , and  $-1\text{-dBFS}$  differential input, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG INPUTS (INAP, INAM, INBP, INBM)</b>					
	Differential input full-scale voltage		1.9		$V_{\text{PP}}$
$V_{\text{IC}}$	Common-mode input voltage		2.0		V
$R_{\text{IN}}$	Differential input resistance	At 170-MHz input frequency		0.6	k $\Omega$
$C_{\text{IN}}$	Differential input capacitance	At 170-MHz input frequency		4.7	pF
	Analog input bandwidth (3 dB)	50- $\Omega$ source driving ADC inputs terminated with 50- $\Omega$		1.2	GHz
<b>CLOCK INPUT (CLKINP, CLKINM)</b>					
	Internal clock biasing	CLKINP and CLKINM are connected to internal biasing voltage through 400- $\Omega$		1.15	V



## 6.6 AC Characteristics

Typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = 85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and –1-dBFS differential input, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNR	Signal-to-noise ratio	$f_{\text{IN}} = 10 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		70.9		dBFS
		$f_{\text{IN}} = 100 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		70.6		
		$f_{\text{IN}} = 170 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$	67.2	70		
		$f_{\text{IN}} = 230 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		69.2		
		$f_{\text{IN}} = 270 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		68.7		
		$f_{\text{IN}} = 300 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		68.1		
		$f_{\text{IN}} = 370 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		67.1		
		$f_{\text{IN}} = 470 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		66.5		
NSD	Noise spectral density	$f_{\text{IN}} = 10 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		157.9		dBFS/Hz
		$f_{\text{IN}} = 100 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		157.6		
		$f_{\text{IN}} = 170 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$	154.2	157		
		$f_{\text{IN}} = 230 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		156.2		
		$f_{\text{IN}} = 270 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		155.7		
		$f_{\text{IN}} = 300 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		155.1		
		$f_{\text{IN}} = 370 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		154.1		
		$f_{\text{IN}} = 470 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		153.5		
SINAD	Signal-to-noise and distortion ratio	$f_{\text{IN}} = 10 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		70.7		dBFS
		$f_{\text{IN}} = 100 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		70.4		
		$f_{\text{IN}} = 170 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$	67	69.8		
		$f_{\text{IN}} = 230 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		69.1		
		$f_{\text{IN}} = 270 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		68.3		
		$f_{\text{IN}} = 300 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		67.6		
		$f_{\text{IN}} = 370 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		66		
		$f_{\text{IN}} = 470 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		64.9		
SFDR	Spurious free dynamic range (excluding IL Spurs)	$f_{\text{IN}} = 10 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		85		dBc
		$f_{\text{IN}} = 100 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		84		
		$f_{\text{IN}} = 170 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$	78	88		
		$f_{\text{IN}} = 230 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		86		
		$f_{\text{IN}} = 270 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		81		
		$f_{\text{IN}} = 300 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		78		
		$f_{\text{IN}} = 370 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		73		
		$f_{\text{IN}} = 470 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		69		
HD2	Second-order harmonic distortion	$f_{\text{IN}} = 10 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		85		dBc
		$f_{\text{IN}} = 100 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		92		
		$f_{\text{IN}} = 170 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$	79	95		
		$f_{\text{IN}} = 230 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		86		
		$f_{\text{IN}} = 270 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		81		
		$f_{\text{IN}} = 300 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		81		
		$f_{\text{IN}} = 370 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		76		
		$f_{\text{IN}} = 470 \text{ MHz}, A_{\text{IN}} = -1 \text{ dBFS}$		69		

### AC Characteristics (continued)

Typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = 85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle,  $\text{AVDD3V} = 3.0\text{ V}$ ,  $\text{AVDD} = \text{DVDD} = 1.9\text{ V}$ ,  $\text{IOVDD} = 1.15\text{ V}$ , and  $-1\text{-dBFS}$  differential input, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
HD3	Third-order harmonic distortion	$f_{\text{IN}} = 10\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		87		dBc
		$f_{\text{IN}} = 100\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		84		
		$f_{\text{IN}} = 170\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$	82	89		
		$f_{\text{IN}} = 230\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		92		
		$f_{\text{IN}} = 270\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		82		
		$f_{\text{IN}} = 300\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		78		
		$f_{\text{IN}} = 370\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		73		
		$f_{\text{IN}} = 470\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		88		
Non HD2, HD3	Spurious-free dynamic range (excluding HD2, HD3, and IL Spur)	$f_{\text{IN}} = 10\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		94		dBFS
		$f_{\text{IN}} = 100\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		97		
		$f_{\text{IN}} = 170\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$	79	96		
		$f_{\text{IN}} = 230\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		95		
		$f_{\text{IN}} = 270\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		95		
		$f_{\text{IN}} = 300\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		91		
		$f_{\text{IN}} = 370\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		85		
		$f_{\text{IN}} = 470\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		88		
THD	Total harmonic distortion	$f_{\text{IN}} = 10\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		83		dBc
		$f_{\text{IN}} = 100\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		83		
		$f_{\text{IN}} = 170\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$	74	87		
		$f_{\text{IN}} = 230\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		84		
		$f_{\text{IN}} = 270\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		78		
		$f_{\text{IN}} = 300\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		76		
		$f_{\text{IN}} = 370\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		71		
		$f_{\text{IN}} = 470\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		69		
SFDR_IL	Interleaving spur	$f_{\text{IN}} = 10\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		88		dBc
		$f_{\text{IN}} = 100\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		90		
		$f_{\text{IN}} = 170\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$	69	86		
		$f_{\text{IN}} = 230\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		85		
		$f_{\text{IN}} = 270\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		84		
		$f_{\text{IN}} = 300\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		82		
		$f_{\text{IN}} = 370\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		82		
		$f_{\text{IN}} = 470\text{ MHz}$ , $A_{\text{IN}} = -1\text{ dBFS}$		78		
IMD3	Two-tone, third-order intermodulation distortion	$f_{\text{IN1}} = 185\text{ MHz}$ , $f_{\text{IN2}} = 190\text{ MHz}$ , $A_{\text{IN}} = -7\text{ dBFS}$		-88		dBFS
		$f_{\text{IN1}} = 365\text{ MHz}$ , $f_{\text{IN2}} = 370\text{ MHz}$ , $A_{\text{IN}} = -7\text{ dBFS}$		-79		
		$f_{\text{IN1}} = 465\text{ MHz}$ , $f_{\text{IN2}} = 470\text{ MHz}$ , $A_{\text{IN}} = -7\text{ dBFS}$		-75		
Crosstalk	Isolation between channel A and B	Full-scale, 170-MHz signal on aggressor; idle channel is victim		100		dB

## 6.7 Digital Characteristics

Typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = 85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and –1-dBFS differential input, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNITS
<b>DIGITAL INPUTS (RESET, SCLK, SEN, SDIN, <math>\overline{\text{SYNC}}</math>, PDN)<sup>(1)</sup></b>						
$V_{\text{IH}}$	High-level input voltage	All digital inputs support 1.2-V and 1.8-V logic levels	0.8			V
$V_{\text{IL}}$	Low-level input voltage	All digital inputs support 1.2-V and 1.8-V logic levels			0.4	V
$I_{\text{IH}}$	High-level input current	SEN		0		$\mu\text{A}$
		RESET, SCLK, SDIN, PDN, $\overline{\text{SYNC}}$		50		
$I_{\text{IL}}$	Low-level input current	SEN		50		$\mu\text{A}$
		RESET, SCLK, SDIN, PDN, $\overline{\text{SYNC}}$		0		
<b>DIGITAL INPUTS (SYSREFP, SYSREFM)</b>						
$V_{\text{D}}$	Differential input voltage		0.35	0.45	1.4	V
$V_{\text{(CM\_DIG)}}$	Common-mode voltage for SYSREF			1.3		V
<b>DIGITAL OUTPUTS (SDOUT, PDN)<sup>(2)</sup></b>						
$V_{\text{OH}}$	High-level output voltage		$\text{DVDD} - 0.1$	DVDD		V
$V_{\text{OL}}$	Low-level output voltage				0.1	V
<b>DIGITAL OUTPUTS (JESD204B Interface: DxP, DxM)<sup>(3)</sup></b>						
$V_{\text{OD}}$	Output differential voltage	With default swing setting.		700		$\text{mV}_{\text{PP}}$
$V_{\text{OC}}$	Output common-mode voltage			450		mV
	Transmitter short-circuit current	Transmitter pins shorted to any voltage between –0.25 V and 1.45 V	–100		100	mA
$Z_{\text{os}}$	Single-ended output impedance			50		$\Omega$
	Output capacitance	Output capacitance inside the device, from either output to ground		2		$\text{pF}$

- (1) The RESET, SCLK, SDIN, and PDN pins have a 20-k $\Omega$  (typical) internal pulldown resistor to ground, and the SEN pin has a 20-k $\Omega$  (typical) pullup resistor to IOVDD.
- (2) When functioning as an OVR pin for channel B.
- (3) 100- $\Omega$  differential termination.

### 6.8 Timing Characteristics

Typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = 85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input, unless otherwise noted.

	MIN	TYP	MAX	UNITS
<b>SAMPLE TIMING</b>				
Aperture delay	0.75		1.6	ns
Aperture delay matching between two channels on the same device		$\pm 70$		ps
Aperture delay matching between two devices at the same temperature and supply voltage		$\pm 270$		ps
Aperture jitter		145		$f_s$ rms
<b>WAKE-UP TIMING</b>				
Wake-up time to valid data after coming out of global power-down		150		$\mu\text{s}$
<b>LATENCY</b>				
Data latency <sup>(1)</sup> : ADC sample to digital output		134		Input clock cycles
OVR latency: ADC sample to OVR bit		62		Input clock cycles
$t_{\text{PD}}$ Propagation delay: logic gates and output buffers delay (does not change with $f_s$ )		4		ns
<b>SYSREF TIMING</b>				
$t_{\text{SU\_SYSREF}}$ Setup time for SYSREF, referenced to the input clock falling edge	300		900	ps
$t_{\text{H\_SYSREF}}$ Hold time for SYSREF, referenced to the input clock falling edge	100			ps
<b>JESD OUTPUT INTERFACE TIMING CHARACTERISTICS</b>				
Unit interval	100		400	ps
Serial output data rate	2.5		10	Gbps
Total jitter for BER of 1E-15 and lane rate = 10 Gbps		26		ps
Random jitter for BER of 1E-15 and lane rate = 10 Gbps		0.75		ps rms
Deterministic jitter for BER of 1E-15 and lane rate = 10 Gbps		12		ps, pk-pk
$t_{\text{R}}, t_{\text{F}}$ Data rise time, data fall time: rise and fall times are measured from 20% to 80%, differential output waveform, 2.5 Gbps $\leq$ bit rate $\leq$ 10 Gbps		35		ps

(1) Overall ADC latency = data latency +  $t_{\text{PDI}}$ .





Figure 1. SYSREF Timing



**Figure 2. Sample Timing Requirements**

## 6.9 Typical Characteristics

Typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = 85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input, unless otherwise noted.




Figure 3. FFT for 10-MHz Input Signal




Figure 4. FFT for 140-MHz Input Signal




Figure 5. FFT for 170-MHz Input Signal




Figure 6. FFT for 230-MHz Input Signal




Figure 7. FFT for 300-MHz Input Signal




Figure 8. FFT for 370-MHz Input Signal

### Typical Characteristics (continued)

Typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = 85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and  $-1\text{-dBFS}$  differential input, unless otherwise noted.




Figure 9. FFT for 470-MHz Input Signal




Figure 10. FFT for Two-Tone Input Signal ( $-7\text{ dBFS}$ )




Figure 11. FFT for Two-Tone Input Signal ( $-36\text{ dBFS}$ )




Figure 12. FFT for Two-Tone Input Signal ( $-7\text{ dBFS}$ )




Figure 13. FFT for Two-Tone Input Signal ( $-36\text{ dBFS}$ )





Figure 14. FFT for Two-Tone Input Signal ( $-7\text{ dBFS}$ )


Typical Characteristics (continued)

Typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = 85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle,  $\text{AVDD3V} = 3.0\text{ V}$ ,  $\text{AVDD} = \text{DVDD} = 1.9\text{ V}$ ,  $\text{IOVDD} = 1.15\text{ V}$ , and  $-1\text{-dBFS}$  differential input, unless otherwise noted.




$f_{\text{IN1}} = 465\text{ MHz}$ ,  $f_{\text{IN2}} = 470\text{ MHz}$ , each tone at  $-36\text{ dBFS}$ ,  $\text{IMD3} = 106\text{ dBFS}$

Figure 15. FFT for Two-Tone Input Signal ( $-36\text{ dBFS}$ )




$f_{\text{IN1}} = 185\text{ MHz}$ ,  $f_{\text{IN2}} = 190\text{ MHz}$

Figure 16. Intermodulation Distortion vs Input Tone Amplitude



$f_{\text{IN1}} = 365\text{ MHz}$ ,  $f_{\text{IN2}} = 370\text{ MHz}$

Figure 17. Intermodulation Distortion vs Input Tone Amplitude



$f_{\text{IN1}} = 465\text{ MHz}$ ,  $f_{\text{IN2}} = 470\text{ MHz}$

Figure 18. Intermodulation Distortion vs Input Tone Amplitude




Figure 19. Spurious-Free Dynamic Range vs Input Frequency




Figure 20. IL Spur vs Input Frequency



Typical Characteristics (continued)

Typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = 85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle,  $\text{AVDD3V} = 3.0\text{ V}$ ,  $\text{AVDD} = \text{DVDD} = 1.9\text{ V}$ ,  $\text{IOVDD} = 1.15\text{ V}$ , and  $-1\text{-dBFS}$  differential input, unless otherwise noted.




Figure 21. Signal-to-Noise Ratio vs Input Frequency




Figure 22. Signal-to-Noise Ratio vs AVDD Supply and Temperature




Figure 23. Spurious-Free Dynamic Range vs AVDD Supply and Temperature




Figure 24. Signal-to-Noise Ratio vs AVDD Supply and Temperature




Figure 25. Spurious-Free Dynamic Range vs AVDD Supply and Temperature




Figure 26. Signal-to-Noise Ratio vs DVDD Supply and Temperature

Typical Characteristics (continued)

Typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = 85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input, unless otherwise noted.




Figure 27. Spurious-Free Dynamic Range vs DVDD Supply and Temperature




Figure 28. Signal-to-Noise Ratio vs DVDD Supply and Temperature




Figure 29. Spurious-Free Dynamic Range vs DVDD Supply and Temperature




Figure 30. Signal-to-Noise Ratio vs AVDD3V Supply and Temperature




Figure 31. Spurious-Free Dynamic Range vs AVDD3V Supply and Temperature




Figure 32. Signal-to-Noise Ratio vs AVDD3V Supply and Temperature

Typical Characteristics (continued)

Typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = 85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle, AVDD3V = 3.0 V, AVDD = DVDD = 1.9 V, IOVDD = 1.15 V, and -1-dBFS differential input, unless otherwise noted.




Figure 33. Spurious-Free Dynamic Range vs AVDD3V Supply and Temperature




Figure 34. Signal-to-Noise Ratio vs Gain and Input Frequency




Figure 35. Spurious-Free Dynamic Range vs Gain and Input Frequency




Figure 36. Maximum Supported Amplitude vs Frequency




Figure 37. Performance vs Input Amplitude




Figure 38. Performance vs Input Amplitude

Typical Characteristics (continued)

Typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = 85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle,  $\text{AVDD3V} = 3.0\text{ V}$ ,  $\text{AVDD} = \text{DVDD} = 1.9\text{ V}$ ,  $\text{IOVDD} = 1.15\text{ V}$ , and  $-1\text{-dBFS}$  differential input, unless otherwise noted.




Figure 39. Performance vs Sampling Clock Amplitude




Figure 40. Performance vs Sampling Clock Amplitude




Figure 41. Performance vs Clock Duty Cycle




Figure 42. Performance vs Clock Duty Cycle





Figure 43. Power-Supply Rejection Ratio vs Test Signal Frequency




$f_{\text{IN}} = 170\text{ MHz}$ ,  $A_{\text{IN}} = -1\text{ dBFS}$ ,  $\text{SINAD} = 67\text{ dBFS}$ ,  
 $\text{SFDR} = 79\text{ dBc}$ ,  $f_{\text{PSRR}} = 5\text{ MHz}$ ,  $A_{\text{PSRR}} = 25\text{ mV}_{\text{PP}}$ ,  
 amplitude of  $f_{\text{IN}} - f_{\text{PSRR}} = -74\text{ dBFS}$ ,  
 amplitude of  $f_{\text{IN}} + f_{\text{PSRR}} = -76\text{ dBFS}$


Figure 44. Power-Supply Rejection Ratio FFT for Test Signals on the AVDD Supply

**Typical Characteristics (continued)**


Typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = 85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle,  $\text{AVDD3V} = 3.0\text{ V}$ ,  $\text{AVDD} = \text{DVDD} = 1.9\text{ V}$ ,  $\text{IOVDD} = 1.15\text{ V}$ , and  $-1\text{-dBFS}$  differential input, unless otherwise noted.




**Figure 45. Common-Mode Rejection Ratio vs Test Signal Frequency**




**Figure 46. Common-Mode Rejection Ratio FFT**




**Figure 47. Power vs Sampling Speed**



**Figure 48. Power vs Temperature**




**Figure 49. FFT for 60-MHz Input Signal in Decimate-by-4 Mode**



**Figure 50. FFT for 170-MHz Input Signal in Decimate-by-4 Mode**

**Typical Characteristics (continued)**

Typical values are at  $T_A = 25^\circ\text{C}$ , full temperature range is from  $T_{\text{MIN}} = -40^\circ\text{C}$  to  $T_{\text{MAX}} = 85^\circ\text{C}$ , ADC sampling rate = 1.0 GSPS, 50% clock duty cycle,  $\text{AVDD3V} = 3.0\text{ V}$ ,  $\text{AVDD} = \text{DVDD} = 1.9\text{ V}$ ,  $\text{IOVDD} = 1.15\text{ V}$ , and  $-1\text{-dBFS}$  differential input, unless otherwise noted.




## 7 Detailed Description

### 7.1 Overview

The ADS54J60 is a low-power, wide-bandwidth, 16-bit, 1.0-GSPS, dual-channel, analog-to-digital converter (ADC). Designed for high signal-to-noise ratio (SNR), the device delivers a noise floor of  $-159$  dBFS/Hz for applications aiming for highest dynamic range over a wide instantaneous bandwidth. The device supports the JESD204B serial interface with data rates up to 10.0 Gbps, supporting two or four lanes per ADC. The buffered analog input provides uniform input impedance across a wide frequency range while minimizing sample-and-hold glitch energy. Each ADC channel optionally can be connected to a wideband digital down converter (DDC) block. The ADS54J60 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low power consumption.

The JESD204B interface reduces the number of interface lines, allowing high system integration density. An internal phase-locked loop (PLL) multiplies the ADC sampling clock to derive the bit clock that is used to serialize the 16-bit data from each channel.

### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Analog Inputs

The ADS54J60 analog signal inputs are designed to be driven differentially. The analog input pins have internal analog buffers that drive the sampling circuit. As a result of the analog buffer, the input pins present a high impedance input across a very wide frequency range to the external driving source, which enables great flexibility in the external analog filter design as well as excellent 50-Ω matching for RF applications. The buffer also helps isolate the external driving circuit from the internal switching currents of the sampling circuit, resulting in a more constant SFDR performance across input frequencies.

The common-mode voltage of the signal inputs is internally biased to VCM using 600-Ω resistors, allowing for ac-coupling of the input drive network. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.475 V) and (VCM – 0.475 V), resulting in a 1.9-V<sub>PP</sub> (default) differential input swing. The input sampling circuit has a 3-dB bandwidth that extends up to 1.2 GHz. An equivalent analog input network diagram is shown in Figure 55.




Figure 55. Analog Input Network



## Feature Description (continued)

The input bandwidth shown in Figure 56 is measured with respect to a 50-Ω differential input termination at the ADC input pins.




Figure 56. Transfer Function versus Frequency

### 7.3.2 DDC Block

The ADS54J60 has an optional DDC block that can be enabled via an SPI register write. Each ADC channel is followed by a DDC block consisting of three different decimate-by-2 and by-4 finite impulse response (FIR) half-band filter options. The different decimation filter options can be selected via SPI programming.

#### 7.3.2.1 Decimate-by-2 Filter

This decimation filter has 41 taps. The stop-band attenuation is approximately 90 dB and the pass-band flatness is  $\pm 0.05$  dB. Table 1 shows corner frequencies for low-pass and high-pass filter options.

Table 1. Corner Frequencies for the Decimate-by-2 Filter

CORNERS (dB)	LOW PASS	HIGH PASS
-0.1	$0.202 \times f_S$	$0.298 \times f_S$
-0.5	$0.210 \times f_S$	$0.290 \times f_S$
-1	$0.215 \times f_S$	$0.285 \times f_S$
-3	$0.227 \times f_S$	$0.273 \times f_S$

Figure 57 and Figure 58 show the frequency response of decimate-by-2 filter from dc to  $f_S / 2$ .




Figure 57. Decimate-by-2 Filter Response




Figure 58. Decimate-by-2 Filter Response (Zoomed)



### 7.3.2.2 Decimate-by-4 Filter Using a Digital Mixer

This band-pass decimation filter consists of a digital mixer and three concatenated FIR filters with a combined latency of approximately 28 output clock cycles. The alias band attenuation is approximately 55 dB and the pass-band flatness is  $\pm 0.1$  dB. By default after reset, the band-pass filter is centered at  $f_S / 16$ . Using the SPI, the center frequency can be programmed at  $N \times f_S / 16$  (where  $N = 1, 3, 5,$  or  $7$ ). Table 2 shows corner frequencies for two extreme options. Figure 59 and Figure 60 show frequency response of decimate-by-4 filter for center frequencies  $f_S/16$  and  $3 \times f_S/16$  ( $N = 1$  and  $3$ ).

**Table 2. Corner frequencies for the Decimate-by-4 Filter**

CORNERS (dB)	CORNER FREQUENCY AT LOWER SIDE (CENTER FREQUENCY $f_S/16$ )	CORNER FREQUENCY AT HIGHER SIDE (CENTER FREQUENCY $f_S/16$ )
-0.1	$0.011 \times f_S$	$0.114 \times f_S$
-0.5	$0.010 \times f_S$	$0.116 \times f_S$
-1	$0.008 \times f_S$	$0.117 \times f_S$
-3	$0.006 \times f_S$	$0.120 \times f_S$

Figure 59 and Figure 60 show the frequency response of a decimate-by-4 filter from dc to  $f_S / 2$ .




### 7.3.2.3 Decimate-by-4 Filter with IQ Outputs

In this configuration, the DDC block includes a fixed digital  $f_S / 4$  mixer. Thus, the IQ pass band is approximately  $\pm 110$  MHz, centered at  $f_S / 4$ . This decimation filter has 41 taps with a latency of approximately ten output clock cycles. The stop-band attenuation is approximately 90 dB and the pass-band flatness is  $\pm 0.05$  dB. Table 3 shows the corner frequencies for a low-pass decimate-by-4 with IQ filter.

**Table 3. Corner Frequencies for a Decimate-by-4 IQ Output Filter**

CORNERS (dB)	LOW PASS
-0.1	$0.107 \times f_S$
-0.5	$0.112 \times f_S$
-1	$0.115 \times f_S$
-3	$0.120 \times f_S$

Figure 61 and Figure 62 show the frequency response of a decimate-by-4 IQ output filter from dc to  $f_s / 2$ .



### 7.3.3 SYSREF Signal

The SYSREF signal is a periodic signal that is sampled by the ADS54J60 device clock and used to align the boundary of the local multi-frame clock inside the data converter. SYSREF is required to be a sub-harmonic of the local multiframe clock (LMFC) internal timing. To meet this requirement, the timing of SYSREF is dependent on the device clock frequency and the LMFC frequency, as determined by the selected DDC decimation and frames per multi-frame settings. TI recommends that the SYSREF signal be a low-frequency signal in the range of 1 MHz to 5 MHz in order to reduce coupling to the signal path both on the printed circuit board (PCB) as well as internal in the device.

The external SYSREF signal must be a sub-harmonic of the internal LMFC clock, as shown in Equation 1 and Table 4.

$$\text{SYSREF} = \text{LMFC} / 2^N$$

where

- $N = 0, 1, 2,$  and so forth.

(1)

Table 4. LMFCSC Clock Frequency

LMFS CONFIGURATION	DECIMATION	LMFC CLOCK <sup>(1)(2)</sup>
4211	—	$f_s / k$
4244	—	$f_s / (4 / k)$
8224	—	$f_s / (4 / k)$
...	...	...
4222	2X	$(f_s / 2) / (2 / k)$
2221	2X	$(f_s / 2) / (2 / k)$
2221	4X	$(f_s / 4) / (2 / k)$
2441	4X	$(f_s / 4) / k$
4421	4X	$(f_s / 4) / k$
1241	4X	$(f_s / 4) / k$


(1) K = Number of frames per multi frame (JESD digital page 6900h, address 06h, bits 4-0).

(2)  $f_s$  = sampling (device) clock frequency.

### 7.3.4 Overrange Indication

The ADS54J60 provides a fast overrange indication that can be presented in the digital output data stream via SPI configuration. Alternatively, if not used, the SDOOUT (pin 11) and PDN (pin 50) pins can be configured via the SPI to output the fast OVR indicator.

When the FOVR indication is embedded in the output data stream, it replaces the LSB of the 16-bit data stream going to the 8b/10b encoder, as shown in [Figure 63](#).




**Figure 63. Overrange Indication in a Data Stream**

#### 7.3.4.1 Fast OVR

The fast OVR is triggered if the input voltage exceeds the programmable overrange threshold and is presented after only seven clock cycles, thus enabling a quicker reaction to an overrange event.

The input voltage level at which the overload is detected is referred to as the *threshold*. The threshold is programmable using the FOVR THRESHOLD bits, as shown in [Figure 64](#). The FOVR is triggered seven output clock cycles after the overload condition occurs.



**Figure 64. Programming Fast OVR Thresholds**

The input voltage level at which the fast OVR is triggered is defined by [Equation 2](#):

$$\text{Full-Scale} \times [\text{Decimal Value of the FOVR Threshold Bits}] / 255 \quad (2)$$

The default threshold is E3h (227d), corresponding to a threshold of –1 dBFS.

In terms of full-scale input, the fast OVR threshold can be calculated as [Equation 3](#):

$$20 \log (\text{FOVR Threshold} / 255) \quad (3)$$

### 7.3.5 Power-Down Mode

The ADS54J60 provides a highly-configurable power-down mode. Power-down can be enabled using the PDN pin or SPI register writes.

A power-down mask can be configured, which allows a trade-off between wake-up time and power consumption in power-down mode. Two independent power-down masks can be configured: MASK 1 and MASK 2 as shown in [Table 5](#). See the master page registers in [Table 15](#) for further details.

**Table 5. Register Address for Power-Down Modes**

REGISTER ADDRESS A[7:0] (Hex)	COMMENT	REGISTER DATA							
		7	6	5	4	3	2	1	0
<b>MASTER PAGE (80h)</b>									
20	MASK 1	PDN ADC CHA				PDN ADC CHB			
21		PDN BUFFER CHB	PDN BUFFER CHA	0	0	0	0		
23	MASK 2	PDN ADC CHA				PDN ADC CHB			
24		PDN BUFFER CHB	PDN BUFFER CHA	0	0	0	0		
26	CONFIG	GLOBAL PDN	OVERRIDE PDN PIN	PDN MASK SEL	0	0	0	0	0
53		0	MASK SYSREF	0	0	0	0	0	0
55		0	0	0	PDN MASK	0	0	0	0

To save power, the device can be put in complete power down by using the GLOBAL PDN register bit. However, when JESD must remain linked up while putting the device in power down, the ADC and analog buffer can be powered down by using the PDN ADC CHx and PDN BUFFER CHx register bits after enabling the PDN MASK register bit. The PDN MASK SEL register bit can be used to select between MASK 1 or MASK 2. [Table 6](#) shows power consumption for different combinations of the GLOBAL PDN, PDN ADC CHx, and PDN BUFF CHx register bits.

**Table 6. Power Consumption in Different Power-Down Settings**

REGISTER BIT	COMMENT	I <sub>AVDD3V</sub> (mA)	I <sub>AVDD</sub> (mA)	I <sub>DVDD</sub> (mA)	I <sub>IOVDD</sub> (mA)	TOTAL POWER (W)
Default	After reset, with a full-scale input signal to both channels	336	358	198	533	2.68
GBL PDN = 1	The device is in complete power-down state	2	6	22	199	0.29
GBL PDN = 0, PDN ADC CHx = 1 (x = A or B)	The ADC of one channel is powered down	274	223	135	512	2.09
GBL PDN = 0, PDN BUFF CHx = 1 (x = A or B)	The input buffer of one channel is powered down	262	352	194	545	2.45
GBL PDN = 0, PDN ADC CHx = 1, PDN BUFF CHx = 1 (x = A or B)	The ADC and input buffer of one channel is powered down	198	222	132	508	1.85
GBL PDN = 0, PDN ADC CHx = 1, PDN BUFF CHx = 1 (x = A and B)	The ADC and input buffer of both channels are powered down	60	85	66	484	1.02

## 7.4 Device Functional Modes

### 7.4.1 Device Configuration

The ADS54J60 can be configured by using a serial programming interface, as described in the [Serial Interface](#) section. In addition, the device has one dedicated parallel pin (PDN) for controlling the power-down mode.

The ADS54J60 supports a 24-bit (16-bit address, 8-bit data) SPI operation and uses paging (see the [Register Maps](#) section) to access all register bits.

#### 7.4.1.1 Serial Interface

The ADC has a set of internal registers that can be accessed by the serial interface formed by the SEN (serial interface enable), SCLK (serial interface clock), and SDIN (serial interface data) pins, as shown in [Figure 65](#). Legends used in [Figure 65](#) are explained in [Table 7](#). Serially shifting bits into the device is enabled when SEN is low. Serial data on SDIN are latched at every SCLK rising edge when SEN is active (low). The interface can function with SCLK frequencies from 2 MHz down to very low speeds (of a few hertz) and also with a non-50% SCLK duty cycle.




Figure 65. SPI Timing Diagram

Table 7. SPI Timing Diagram Legend

SPI BITS	DESCRIPTION	BIT SETTINGS
R/W	Read/write bit	0 = SPI write 1 = SPI read back
M	SPI bank access	0 = Analog SPI bank (master and ADC pages) 1 = JESD SPI bank (main digital, interleaving engine, analog JESD, and digital JESD pages)
P	JESD page selection bit	0 = Page access 1 = Register access
CH	SPI access for a specific channel of the JESD SPI bank	0 = Channel A 1 = Channel B By default, both channels are being addressed.
A[11:0]	SPI address bits	—
D[7:0]	SPI data bits	—

Table 8 shows the timing requirements for the serial interface signals in Figure 65.


**Table 8. SPI Timing Requirements**

		MIN	TYP	MAX	UNIT
$f_{SCLK}$	SCLK frequency (equal to $1 / t_{SCLK}$ )	> dc		2	MHz
$t_{SLOADS}$	SEN to SCLK setup time	100			ns
$t_{SLOADH}$	SCLK to SEN hold time	100			ns
$t_{DSU}$	SDIN setup time	100			ns
$t_{DH}$	SDIN hold time	100			ns

**7.4.1.2 Serial Register Write: Analog Bank**

The analog SPI bank contains of two pages (the master and ADC page). The internal register of the ADS54J60 analog SPI bank can be programmed by:

1. Drive the SEN pin low.
2. Initiate a serial interface cycle specifying the page address of the register whose content must be written.
  - Master page: write address 0011h with 80h.
  - ADC page: write address 0011h with 0Fh.
3. Write the register content as shown in Figure 66. When a page is selected, multiple writes into the same page can be done.



**Figure 66. Serial Register Write Timing Diagram**

### 7.4.1.3 Serial Register Readout: Analog Bank

The content from one of the two analog banks can be read out by:

1. Drive the SEN pin low.
2. Select the page address of the register whose content must be read.
  - Master page: write address 0011h with 80h.
  - ADC page: write address 0011h with 0Fh.
3. Set the R/W bit to 1 and write the address to be read back.
4. Read back the register content on the SDOOUT pin, as shown in Figure 67. When a page is selected, multiple read backs from the same page can be done.




Figure 67. Serial Register Read Timing Diagram

### 7.4.1.4 JESD Bank SPI Page Selection

The JESD SPI bank contains four pages (main digital, interleaving engine, digital, and analog JESD pages). The individual pages can be selected by:

1. Drive the SEN pin low.
2. Set the M bit to 1 and specify the page with two register writes. Note that the P bit must be set to 0, as shown in Figure 68.
  - Write address 4003h with 00h (LSB byte of page address).
  - Write address 4004h with the MSB byte of the page address.
    - For Main digital page: write address 4004h with 68h.
    - For Digital JESD page: write address 4004h with 69h.
    - For Analog JESD page: write address 4004h with 6Ah.





Figure 68. SPI Page Selection



### 7.4.1.5 Serial Register Write: JESD Bank

The ADS54J60 is a dual-channel device and the JESD204B portion is configured individually for each channel by using the CH bit. Note that the P bit must be set to 1 for register writes.

1. Drive the SEN pin low.
2. Select the JESD bank page. Note that the M bit = 1 and the P bit = 0.
  - Write address 4003h with 00h.
  - Write address 4005h with 01h to enable separate control for both channels.
    - For Main digital page: write address 4004h with 68h.
    - For Digital JESD page: write address 4004h with 69h.
    - For Analog JESD page: write address 4004h with 6Ah.
3. Set the M and P bits to 1, select channel A (CH = 0) or channel B (CH = 1), and write the register content as shown in [Figure 69](#). When a page is selected, multiple writes into the same page can be done.



**Figure 69. JESD Serial Register Write Timing Diagram**

#### 7.4.1.5.1 Individual Channel Programming

By default, register writes are applied to both channels. To enable individual channel writes, write address 4005h with 01h (default is 00h).

### 7.4.1.6 Serial Register Readout: JESD Bank

The content from one of the pages of the JESD bank can be read out by:

1. Drive the SEN pin low.
2. Select the JESD bank page. Note that the M bit = 1 and the P bit = 0.
  - Write address 4003h with 00h.
  - Write address 4005h with 01h to enable separate control for both channels.
    - For Main digital page: write address 4004h with 68h.
    - For Digital JESD page: write address 4004h with 69h.
    - For Analog JESD page: write address 4004h with 6Ah.
3. Set the R/W, M, and P bits to 1, select channel A or channel B, and write the address to be read back.
4. Read back the register content on the SDOUT pin; see [Figure 70](#). When a page is selected, multiple read backs from the same page can be done.




Figure 70. JESD Serial Register Read Timing Diagram

### 7.4.2 JESD204B Interface

The ADS54J60 supports device subclass 1 with a maximum output data rate of 10.0 Gbps for each serial transmitter.

An external SYSREF signal is used to align all internal clock phases and the local multi-frame clock to a specific sampling clock edge, allowing synchronization of multiple devices in a system and minimizing timing and alignment uncertainty. The SYNC input is used to control the JESD204B SERDES blocks.

Depending on the ADC output data rate, the JESD204B output interface can be operated with either two or four lanes per single ADC, as shown in Figure 71. The JESD204B setup and configuration of the frame assembly parameters is controlled via the SPI interface.





Figure 71. ADS54J60 Block Diagram

The JESD204B transmitter block shown in [Figure 72](#) consists of the transport layer, the data scrambler, and the link layer. The transport layer maps the ADC output data into the selected JESD204B frame data format. The link layer performs the 8b/10b data encoding as well as the synchronization and initial lane alignment using the SYNC input signal. Optionally, data from the transport layer can be scrambled.




**Figure 72. JESD204B Transmitter Block**

**7.4.2.1 JESD204B Initial Lane Alignment (ILA)**

The initial lane alignment process is started when the receiving device de-asserts the SYNC signal, as shown in [Figure 73](#). When a logic low is detected on the SYNC input pin, the ADS54J60 starts transmitting comma (K28.5) characters to establish a code group synchronization.

When synchronization is complete, the receiving device asserts the SYNC signal and the ADS54J60 starts the initial lane alignment sequence with the next local multi-frame clock boundary. The ADS54J60 transmits four multi-frames, each containing K frames (K is SPI programmable). Each of the multi-frames contains the frame start and end symbols and the second multi-frame also contains the JESD204 link configuration data.



**Figure 73. Lane Alignment Sequence**

**7.4.2.2 JESD204B Test Patterns**

There are three different test patterns available in the transport layer of the JESD204B interface. The ADS54J60 supports a clock output, encoded, and a PRBS ( $2^{15} - 1$ ) pattern. These test patterns can be enabled via an SPI register write and are located in the JESD digital page of the JESD bank.

### 7.4.2.3 JESD204B Frame

The JESD204B standard defines the following parameters:

- L is the number of lanes per link.
- M is the number of converters per device.
- F is the number of octets per frame clock period, per lane.
- S is the number of samples per frame per converter.

### 7.4.2.4 JESD204B Frame

Table 9 lists the available JESD204B formats and valid ranges for the ADS54J60 when the decimation filter is not used. The ranges are limited by the SERDES lane rate and the maximum ADC sample frequency.

**Table 9. Default Interface Rates**

L	M	F	S	JESD MODE	JESD PLL MODE SETTING	MIN ADC SAMPLING RATE (Msps)	MIN $f_{\text{SERDES}}$ (Gbps)	MAX ADC SAMPLING RATE (Msps)	MAX $f_{\text{SERDES}}$ (Gbps)
4	2	1	1	100	40x	250	2.5	1000	10.0
4	2	4	4	010	40x	250	2.5	1000	10.0
8	2	2	4	001	20x	500	2.5	1000	5.0

**NOTE**

In the LMFS = 8224 row of Table 9, the sample order in lane DA2 and DA3 are swapped.

The detailed frame assembly is shown in Table 10.

**Table 10. Default Frame Assembly**

PIN	LMFS = 4211				LMFS = 4244				LMFS = 8224			
DA0									A <sub>3</sub> [15:8]	A <sub>3</sub> [7:0]	A <sub>7</sub> [15:8]	A <sub>7</sub> [7:0]
DA1	A <sub>0</sub> [7:0]	A <sub>1</sub> [7:0]	A <sub>2</sub> [7:0]	A <sub>3</sub> [7:0]	A <sub>2</sub> [15:8]	A <sub>2</sub> [7:0]	A <sub>3</sub> [15:8]	A <sub>3</sub> [7:0]	A <sub>2</sub> [15:8]	A <sub>2</sub> [7:0]	A <sub>6</sub> [15:8]	A <sub>6</sub> [7:0]
DA2	A <sub>0</sub> [15:8]	A <sub>1</sub> [15:8]	A <sub>2</sub> [15:8]	A <sub>3</sub> [15:8]	A <sub>0</sub> [15:8]	A <sub>0</sub> [7:0]	A <sub>1</sub> [15:8]	A <sub>1</sub> [7:0]	A <sub>0</sub> [15:8]	A <sub>0</sub> [7:0]	A <sub>4</sub> [15:8]	A <sub>4</sub> [7:0]
DA3									A <sub>1</sub> [15:8]	A <sub>1</sub> [7:0]	A <sub>5</sub> [15:8]	A <sub>5</sub> [7:0]
DB0									B <sub>3</sub> [15:8]	B <sub>3</sub> [7:0]	B <sub>7</sub> [15:8]	B <sub>7</sub> [7:0]
DB1	B <sub>0</sub> [7:0]	B <sub>1</sub> [7:0]	B <sub>2</sub> [7:0]	B <sub>3</sub> [7:0]	B <sub>2</sub> [15:8]	B <sub>2</sub> [7:0]	B <sub>3</sub> [15:8]	B <sub>3</sub> [7:0]	B <sub>2</sub> [15:8]	B <sub>2</sub> [7:0]	B <sub>6</sub> [15:8]	B <sub>6</sub> [7:0]
DB2	B <sub>0</sub> [15:8]	B <sub>1</sub> [15:8]	B <sub>2</sub> [15:8]	B <sub>3</sub> [15:8]	B <sub>0</sub> [15:8]	B <sub>0</sub> [7:0]	B <sub>1</sub> [15:8]	B <sub>1</sub> [7:0]	B <sub>0</sub> [15:8]	B <sub>0</sub> [7:0]	B <sub>4</sub> [15:8]	B <sub>4</sub> [7:0]
DB3									B <sub>1</sub> [15:8]	B <sub>1</sub> [7:0]	B <sub>5</sub> [15:8]	B <sub>5</sub> [7:0]

**7.4.2.5 JESD204B Frame Assembly with Decimation**

Table 11 lists the available JESD204B formats and valid ranges for the ADS54J60 when enabling the decimation filter. The ranges are limited by the SERDES line rate and the maximum ADC sample frequency.

Table 12 lists the detailed frame assembly with different decimation options.

**Table 11. Interface Rates with Decimation Filter**

L	M	F	S	JESD MODE REGISTER BIT	LANE SHARE	JESD PLL MODE SETTING	DECIMATION	MAX ADC OUTPUT RATE (MSPS)	MAX f <sub>SERDES</sub> (Gbps)
4	4	2	1	001	0	20x	4X (IQ)	250 (IQ)	5.0
4	2	2	2	001	0	20x	2X	500	5.0
2	2	2	1	010	0	40x	2X	500	10.0
2	2	2	1	010	0	20x	4X	250	5.0
2	4	4	1	010	0	40x	4X (IQ)	250 (IQ)	10.0
1	2	4	1	010	1	40x	4X	250	10.0

**Table 12. Frame Assembly with Decimation Filter**

PIN	LMFS = 4222, 2X DECIMATION				LMFS = 2221 2X, 4X DECIMATION				LMFS = 2441, 4X DECIMATION (IQ)				LMFS = 4421, 4X DECIMATION (IQ)				LMFS = 1241, 4X DECIMATION			
DA0	A1 [15:8]	A1 [7:0]	A3 [15:8]	A3 [7:0]									AQ0 [15:8]	AQ0 [7:0]	AQ1 [15:8]	AQ1 [7:0]				
DA1	A0 [15:8]	A0 [7:0]	A2 [15:8]	A2 [7:0]	A0 [15:8]	A0 [7:0]	A1 [15:8]	A1 [7:0]	A10 [15:8]	A10 [7:0]	AQ0 [15:8]	AQ0 [7:0]	A10 [15:8]	A10 [7:0]	A11 [15:8]	A11 [7:0]	A0 [15:8]	A0 [7:0]	B0 [15:8]	B0 [7:0]
DA2																				
DA3																				
DB0	B1 [15:8]	B1 [7:0]	B3 [15:8]	B3 [7:0]									BQ0 [15:8]	BQ0 [7:0]	BQ1 [15:8]	BQ1 [7:0]				
DB1	B0 [15:8]	B0 [7:0]	B2 [15:8]	B2 [7:0]	B0 [15:8]	B0 [7:0]	B1 [15:8]	B1 [7:0]	B10 [15:8]	B10 [7:0]	BQ0 [15:8]	BQ0 [7:0]	B10 [15:8]	B10 [7:0]	B11 [15:8]	B11 [7:0]				
DB2																				
DB3																				

### 7.4.2.5.1 Lane Enable with Decimation

When using on-chip decimation, the digital output must be internally routed to the correct lane using the Dx\_BUS\_REORDER [7:0] bits as shown in Table 13.

Table 13. Lane Enable with Decimation

L	M	F	S	DECIMATION	JESD MODE REGISTER BIT	LANE SHARE REGISTER BIT	DA_BUS_REORDER REGISTER BIT	DB_BUS_REORDER REGISTER BIT
4	4	2	1	4X (IQ)	001	0	0Bh	0Bh
4	2	2	2	2X	001	0	0Bh	0Bh
2	2	2	1	2X	010	0	0Bh	0Bh
2	2	2	1	4X	010	0	0Bh	0Bh
2	4	4	1	4X (IQ)	010	0	0Bh	0Bh
1	2	4	1	4X	010	1	0Ah	0Ah

Table 14 details an example register write for configuring 2X decimation (LPF) with 20X PLL (two lanes per ADC, LMFS = 4222).

Table 14. Example Register Write

ADDRESS (Hex)	DATA (Hex)	COMMENT
4004h	68h	Select the main digital page (6800h)
4003h	00h	Select the main digital page (6800h)
6041h	12h	Set decimate-by-2 (low-pass filter)
604Dh	08h	Enable decimation filter control
4004h	69h	Select the JESD DIGITAL page (6900h)
4003h	00h	Select the JESD DIGITAL page (6900h)
6031h	0Bh	Output Bus reorder for channel A
6032h	0Bh	Output Bus reorder for channel B
6000h	01h	Pulse the digital core reset so the register writes to the main digital page (6800h goes into effect)
6000h	00h	Pulse the digital core reset so the register writes to the main digital page (6800h goes into effect)

### 7.4.2.5.2 JESD Transmitter Interface

Each of the 10.0-Gbps SERDES JESD transmitter outputs requires ac coupling between the transmitter and receiver. The differential pair must be terminated with 100-Ω resistors as close to the receiving device as possible to avoid unwanted reflections and signal degradation, as shown in Figure 74.




Figure 74. Output Connection to Receiver

# ADS54J60

SBAS706B – APRIL 2015 – REVISED AUGUST 2015

www.ti.com

## 7.4.2.5.3 Eye Diagram

Figure 75 to Figure 78 show the serial output eye diagrams of the ADS54J60 at 5.0 Gbps and 10 Gbps with default and increased output voltage swing against the JESD204B mask.



Figure 75. Eye at 5-Gbps Bit Rate with Default Output Swing



Figure 76. Eye at 5-Gbps Bit Rate with Increased Output Swing




Figure 77. Eye at 10-Gbps Bit Rate with Default Output Swing




Figure 78. Eye at 10-Gbps Bit Rate with Increased Output Swing

## 7.5 Register Maps

The ADS54J60 contains two main SPI banks. The analog SPI bank gives access to the ADC analog blocks and the digital SPI bank controls the interleaving engine and anything related to the JESD204B serial interface. The analog SPI bank is divided into two pages (master and ADC) and the digital SPI bank is divided into three pages (main digital, JESD digital, and JESD analog). [Table 15](#) lists a register map for the ADS54J60.

**Table 15. Register Map**

REGISTER ADDRESS A[11:0] (Hex)	REGISTER DATA							
	7	6	5	4	3	2	1	0
<b>GENERAL REGISTERS</b>								
0	RESET	0	0	0	0	0	0	RESET
3	JESD BANK PAGE SEL[7:0]							
4	JESD BANK PAGE SEL[15:8]							
5	0	0	0	0	0	0	0	DISABLE BROADCAST
11	ANALOG BANK PAGE SEL							
<b>MASTER PAGE (80h)</b>								
20	PDN ADC CHA				PDN ADC CHB			
21	PDN BUFFER CHB		PDN BUFFER CHA		0	0	0	0
23	PDN ADC CHA				PDN ADC CHB			
24	PDN BUFFER CHB		PDN BUFFER CHA		0	0	0	0
26	GLOBAL PDN	VERRIDE PDN PIN	PDN MASK SEL	0	0	0	0	0
4F	0	0	0	0	0	0	0	EN INPUT DC COUPLING
53	0	MASK SYSREF	0	0	0	0	0	EN SYSREF DC COUPLING
55	0	0	0	PDN MASK	0	0	0	0
59	FOVR CHB	0	ALWAYS WRITE 1	0	0	0	0	0
<b>ADC PAGE (0Fh)</b>								
5F	FOVR THRESHOLD PROG							



**Register Maps (continued)**
**Table 15. Register Map (continued)**

REGISTER ADDRESS A[11:0] (Hex)	REGISTER DATA							
	7	6	5	4	3	2	1	0
<b>MAIN DIGITAL PAGE (6800h)</b>								
0	0	0	0	0	0	0	0	PULSE RESET
41	0	0	DECFIL MODE[3]	DECFIL EN	0	DECFIL MODE[2:0]		
42	0	0	0	0	0	NYQUIST ZONE		
43	0	0	0	0	0	0	0	FORMAT SEL
44	0	DIGITAL GAIN						
4B	0	0	FORMAT EN	0	0	0	0	0
4D	0	0	0	0	DEC MODE EN	0	0	0
4E	CTRL NYQUIST	0	0	0	0	0	0	0
52	0	0	0	0	0	0	0	DIG GAIN EN
AB	0	0	0	0	0	0	0	LSB SEL EN
AD	0	0	0	0	0	0	LSB SELECT	
F7	0	0	0	0	0	0	0	DIG RESET
<b>JESD DIGITAL PAGE (6900h)</b>								
0	CTRL K	0	0	TESTMODE EN	FLIP ADC DATA	LANE ALIGN	FRAME ALIGN	TX LINK DIS
1	SYNC REG	SYNC REG EN	JESD FILTER			JESD MODE		
2	LINK LAYER TESTMODE			LINK LAYER RPAT	LMFC MASK RESET	0	0	0
3	FORCE LMFC COUNT	LMFC COUNT INIT					RELEASE ILANE SEQ	
5	SCRAMBLE EN	0	0	0	0	0	0	0
6	0	0	0	FRAMES PER MULTI FRAME (K)				
7	0	0	0	0	SUBCLASS	0	0	0
16	1	0	LANE SHARE	0	0	0	0	0
31	DA_BUS_REORDER[7:0]							
32	DB_BUS_REORDER[7:0]							

**Register Maps (continued)**
**Table 15. Register Map (continued)**

REGISTER ADDRESS A[11:0] (Hex)	REGISTER DATA							
	7	6	5	4	3	2	1	0
<b>JESD ANALOG PAGE (6A00h)</b>								
12	SEL EMP LANE 1						0	0
13	SEL EMP LANE 0						0	0
14	SEL EMP LANE 2						0	0
15	SEL EMP LANE 3						0	0
16	0	0	0	0	0	0	JESD PLL MODE	
1A	0	0	0	0	0	0	FOVR CHA	0
1B	JESD SWING			0	FOVR CHA EN	0	0	0

### 7.5.1 Example Register Writes

This section provides three different example register writes. [Table 16](#) describes a global power-down register write, [Table 17](#) describes a register write when the default lane setting (four lanes) is changed to two lanes, and [Table 18](#) describes the register write for when 2X decimation is selected for channel B with two lanes per channel. In [Table 18](#), channel A remains in normal output mode (LMFS = 4211) whereas channel B uses decimate-by-2 (LMFS = 2221).

**Table 16. Global Power Down**

ADDRESS (Hex)	DATA (Hex)	COMMENT
11h	80h	Set the master page
26h	C0h	Set the global power down

**Table 17. Two Lanes per Channel Mode (LMFS = 4211)**

ADDRESS (Hex)	DATA (Hex)	COMMENT
4004h	69h	Select the digital JESD page
4003h	00h	Select the digital JESD page
6001h	02h	Select the digital to 40X mode
4004h	6Ah	Select the analog JESD page
6016h	02h	Set the SERDES PLL to 40X mode

**Table 18. 2X Decimation for Channel B Only (LPF) with Two Lanes per Channel**

ADDRESS (Hex)	DATA (Hex)	COMMENT
4004h	68h	Select the main digital page
4003h	00h	Select the main digital page
4005h	01h	Enable the individual channel programming mode
7041h	12h	Set the decimate-by-2 (low-pass filter) for channel B only
704Dh	08h	Enable the decimation filter control
7072h	80h	Enable lane 1 for decimated output data
7052h	80h	Enable lane reduction for decimation mode
4005h	00h	Disable the individual channel programming mode
6000h	01h	Pulse the PULSE RESET register bit so the register writes to the main digital page (6800h) take effect.
6000h	00h	Pulse the PULSE RESET register bit so the register writes to the main digital page (6800h) take effect.
4004h	69h	Select the JESD digital page
4003h	00h	Select the JESD digital page
6001h	02h	Select two lanes per ADC in 40X mode
4004h	6Ah	Select the JESD analog page
6016h	02h	Set the SERDES PLL to 40X mode

## 7.5.2 Register Descriptions

### 7.5.2.1 General Registers

#### 7.5.2.1.1 Register 0h (address = 0h)

**Figure 79. Register 0h**

7	6	5	4	3	2	1	0
RESET	0	0	0	0	0	0	RESET
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: W = Write only; -n = value after reset

**Table 19. Register 0h Field Descriptions**

Bit	Field	Type	Reset	Description
7	RESET	W	0h	0 = Normal operation 1 = Internal software reset, clears back to 0
6-1	0	W	0h	Must write 0
0	RESET	W	0h	0 = Normal operation 1 = Internal software reset, clears back to 0

#### 7.5.2.1.2 Register 3h (address = 3h)

**Figure 80. Register 3h**

7	6	5	4	3	2	1	0
JESD BANK PAGE SEL[7:0]							
R/W-0h							

LEGEND: R/W = Read/Write; -n = value after reset

**Table 20. Register 3h Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	JESD BANK PAGE SEL[7:0]	R/W	0h	Program these bits to access the desired page in the JESD bank. 6800h = Main digital page selected 6900h = JESD digital page selected 6A00h = JESD analog page selected

#### 7.5.2.1.3 Register 4h (address = 4h)

**Figure 81. Register 4h**

7	6	5	4	3	2	1	0
JESD BANK PAGE SEL[15:8]							
R/W-0h							

LEGEND: R/W = Read/Write; -n = value after reset

**Table 21. Register 4h Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	JESD BANK PAGE SEL[15:8]	R/W	0h	Program these bits to access the desired page in the JESD bank. 6800h = Main digital page selected 6900h = JESD digital page selected 6A00h = JESD analog page selected

**7.5.2.1.4 Register 5h (address = 5h)**
**Figure 82. Register 5h**

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	DISABLE BROADCAST
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 22. Register 5h Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	0	W	0h	Must write 0
0	DISABLE BROADCAST	R/W	0h	0 = Normal operation. Channel A and B are programmed as a pair. 1 = Channel A and B can be individually programmed based on the CH bit.

**7.5.2.1.5 Register 11h (address = 11h)**
**Figure 83. Register 11h**

7	6	5	4	3	2	1	0
ANALOG PAGE SELECTION							
R/W-0h							

LEGEND: R/W = Read/Write; -n = value after reset

**Table 23. Register 11h Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	ANALOG BANK PAGE SEL	R/W	0h	Program these bits to access the desired page in the analog bank. Master page = 80h ADC page = 0Fh

**7.5.2.2 Master Page (080h) Registers**
**7.5.2.2.1 Register 20h (address = 20h), Master Page (080h)**
**Figure 84. Register 20h**

7	6	5	4	3	2	1	0
PDN ADC CHA				PDN ADC CHB			
R/W-0h				R/W-0h			

LEGEND: R/W = Read/Write; -n = value after reset

**Table 24. Registers 20h Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	PDN ADC CHA	R/W	0h	There are two power-down masks that are controlled via the PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register bit 5 in address 26h. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h.
3-0	PDN ADC CHB	R/W	0h	

**7.5.2.2.2 Register 21h (address = 21h), Master Page (080h)**
**Figure 85. Register 21h**

7	6	5	4	3	2	1	0
PDN BUFFER CHB		PDN BUFFER CHA		0	0	0	0
R/W-0h		R/W-0h		W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 25. Register 21h Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	PDN BUFFER CHB	R/W	0h	There are two power-down masks that are controlled via the PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register address 26h, bit 5. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h.
5-4	PDN BUFFER CHA	R/W	0h	
3	0	W	0h	
2-0	0	W	0h	Must write 0.

**7.5.2.2.3 Register 23h (address = 23h), Master Page (080h)**
**Figure 86. Register 23h**

7	6	5	4	3	2	1	0
PDN ADC CHA				PDN ADC CHB			
R/W-0h				R/W-0h			

LEGEND: R/W = Read/Write; -n = value after reset

**Table 26. Register 23h Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	PDN ADC CHA	R/W	0h	There are two power-down masks that are controlled via the PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register address 26h, bit 5. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h.
3-0	PDN ADC CHB	R/W	0h	

**7.5.2.2.4 Register 24h (address = 24h), Master Page (080h)**
**Figure 87. Register 24h**

7	6	5	4	3	2	1	0
PDN BUFFER CHB		PDN BUFFER CHA		0	0	0	0
R/W-0h		R/W-0h		W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 27. Register 24h Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	PDN BUFFER CHB	R/W	0h	There are two power-down masks that are controlled via the PDN mask register bit in address 55h. The power-down mask 1 or mask 2 are selected via register address 26h, bit 5. Power-down mask 1: addresses 20h and 21h. Power-down mask 2: addresses 23h and 24h.
5-4	PDN BUFFER CHA	R/W	0h	
3	0	W	0h	
2-0	0	W	0h	Must write 0.

**7.5.2.2.5 Register 26h (address = 26h), Master Page (080h)**
**Figure 88. Register 26h**

7	6	5	4	3	2	1	0
GLOBAL PDN	OVERRIDE PDN PIN	PDN MASK SEL	0	0	0	0	0
R/W-0h	R/W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 28. Register 26h Field Descriptions**

Bit	Field	Type	Reset	Description
7	GLOBAL PDN	R/W	0h	Bit 6 (OVERRIDE PDN PIN) must be set before this bit can be programmed. 0 = Normal operation 1 = Global power-down via the SPI
6	OVERRIDE PDN PIN	R/W	0h	This bit ignores the power-down pin control. 0 = Normal operation 1 = Ignores inputs on the power-down pin
5	PDN MASK SEL	R/W	0h	This bit selects power-down mask 1 or mask 2. 0 = Power-down mask 1 1 = Power-down mask 2
4-0	0	W	0h	Must write 0

**7.5.2.2.6 Register 4Fh (address = 4Fh), Master Page (080h)**
**Figure 89. Register 4Fh**

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	EN INPUT DC COUPLING
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 29. Register 4Fh Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	0	W	0h	Must write 0
0	EN INPUT DC COUPLING	R/W	0h	Enables DC coupling between analog inputs and driver by changing internal biasing resistor between analog inputs and VCM from 600-Ω to 5k-Ω 0 = DC-coupling support disabled 1 = DC-coupling support enabled

**7.5.2.2.7 Register 53h (address = 53h), Master Page (080h)**
**Figure 90. Register 53h**

7	6	5	4	3	2	1	0
0	MASK SYSREF	0	0	0	0	EN SYSREF DC COUPLING	0
W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 30. Register 53h Field Descriptions**

Bit	Field	Type	Reset	Description
7	0	W	0h	Must write 0
6	MASK SYSREF	R/W	0h	0 = Normal operation 1 = Ignores the SYSREF input
5-2	0	W	0h	Must write 0
1	EN SYSREF DC COUPLING	R/W	0h	Enables higher common mode voltage input on SYSREF signal (up to 1.6 V). 0 = Normal operation 1 = Enables higher SYSREF common mode voltage support
0	0	W	0h	Must write 0

**7.5.2.2.8 Register 55h (address = 55h), Master Page (080h)**
**Figure 91. Register 55h**

7	6	5	4	3	2	1	0
0	0	0	PDN MASK	0	0	0	0
W-0h	W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 31. Register 55h Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	0	W	0h	Must write 0
4	PDN MASK	R/W	0h	This bit enables power-down via a register bit. 0 = Normal operation 1 = Power-down is enabled by powering down internal blocks as specified in the selected power-down mask
3-0	0	W	0h	Must write 0



**7.5.2.2.9 Register 59h (address = 59h), Master Page (080h)**
**Figure 92. Register 59h**

7	6	5	4	3	2	1	0
FOVR CHB	0	ALWAYS WRITE 1	0	0	0	0	0
W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 32. Register 59h Field Descriptions**

Bit	Field	Type	Reset	Description
7	FOVR CHB	W	0h	Outputs FOVR signal for channel B on the SDOUT pin. FOVR CHB EN (D5) must be enabled. 0 = normal operation 1 = FOVR on SDOUT pin
6	0	W	0h	Must write 0
5	ALWAYS WRITE 1	R/W	0h	Must write 1
4-0	0	W	0h	Must write 0

**7.5.2.3 ADC Page (0Fh) Registers**
**7.5.2.3.1 Registers 5F (addresses = 5F), ADC Page (0Fh)**
**Figure 93. Register 5F**

7	6	5	4	3	2	1	0
FOVR THRESHOLD PROG							
R/W-E3h							

LEGEND: R/W = Read/Write; -n = value after reset

**Table 33. Registers 5F Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	FOVR THRESHOLD PROG	R/W	E3h	Program the fast OVR thresholds together for channel A and B, as described in the <a href="#">Overrange Indication</a> section.

### 7.5.2.4 Main Digital Page (6800h) Registers

#### 7.5.2.4.1 Register 0h (address = 0h), Main Digital Page (6800h)

**Figure 94. Register 0h**

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	PULSE RESET
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 34. Register 0h Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	0	W	0h	Must write 0
0	PULSE RESET	R/W	0h	Must be pulsed after power-up or after configuring registers in the main digital page of the JESD bank. Any register bits in the main digital page (6800h) take effect only after this bit is pulsed; see the <a href="#">Start-Up Sequence</a> section for the correct sequence. 0 = Normal operation 0 → 1 → 0 = Bit is pulsed

#### 7.5.2.4.2 Register 41h (address = 41h), Main Digital Page (6800h)

**Figure 95. Register 41h**

7	6	5	4	3	2	1	0
0	0	DECFIL MODE[3]	DECFIL EN	0	DECFIL MODE[2:0]		
W-0h	W-0h	R/W-0h	R/W-0h	W-0h	R/W-0h		

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 35. Register 41h Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	0	W	0h	Must write 0
5	DECFIL MODE[3]	R/W	0h	This bit selects the decimation filter mode. <a href="#">Table 36</a> lists the bit settings. The decimation filter control (DEC MODE EN, register 4Dh, bit 3) and decimation filter enable (DECFIL EN, register 41h, bit 4) must be enabled.
4	DECFIL EN	R/W	0h	Enables the digital decimation filter 0 = Normal operation, full rate output 1 = Digital decimation enabled
3	0	W	0h	Must write 0
2-0	DECFIL MODE[2:0]	R/W	0h	These bits select the decimation filter mode. <a href="#">Table 36</a> lists the bit settings. The decimation filter control (DEC MODE EN, register 4Dh, bit 3) and decimation filter enable (DECFIL EN, register 41h, bit 4) must be enabled.

**Table 36. DECFIL MODE Bit Settings**

BITS (5, 2-0)	FILTER MODE	DECIMATION
0000	Bandpass filter centered on $3 \times f_S / 16$	4X
0100	Bandpass filter centered on $5 \times f_S / 16$	4X
1000	Bandpass filter centered on $1 \times f_S / 16$	4X
1100	Bandpass filter centered on $7 \times f_S / 16$	4X
0010	Low-pass filter	2X
0110	High-pass filter	2X
0011	Low-pass filter with $f_S / 4$ mixer	4X (IQ)

**7.5.2.4.3 Register 42h (address = 42h), Main Digital Page (6800h)**
**Figure 96. Register 42h**

7	6	5	4	3	2	1	0
0	0	0	0	0	NYQUIST ZONE		
W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h		

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 37. Register 42h Field Descriptions**

Bit	Field	Type	Reset	Description
7-3	0	W	0h	Must write 0
2-0	NYQUIST ZONE	R/W	0h	The Nyquist zone must be selected for proper interleaving correction. Control must be enabled (register 4Eh, bit 7). 000 = 1st Nyquist zone (0 MHz to 500 MHz) 001 = 2nd Nyquist zone (500 MHz to 1000 MHz) 010 = 3rd Nyquist zone (1000 MHz to 1500 MHz) All others = Not used

**7.5.2.4.4 Register 43h (address = 43h), Main Digital Page (6800h)**
**Figure 97. Register 43h**

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	FORMAT SEL
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 38. Register 43h Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	0	W	0h	Must write 0
0	FORMAT SEL	R/W	0h	Changes the output format. Set the FORMAT EN bit to enable control using this bit. 0 = Twos complement 1 = Offset binary

**7.5.2.4.5 Register 44h (address = 44h), Main Digital Page (6800h)**
**Figure 98. Register 44h**

7	6	5	4	3	2	1	0
0	DIGITAL GAIN						
R/W-0h	R/W-0h						

LEGEND: R/W = Read/Write; -n = value after reset

**Table 39. Register 44h Field Descriptions**

Bit	Field	Type	Reset	Description
7	0	R/W	0h	Must write 0
6-0	DIGITAL GAIN	R/W	0h	Digital gain setting. Digital gain must be enabled (register 52h, bit 0). Gain in dB = 20log (digital gain / 32) 7Fh = 127 which equals digital gain of 9.5 dB

**7.5.2.4.6 Register 4Bh (address = 4Bh), Main Digital Page (6800h)**
**Figure 99. Register 4Bh**

7	6	5	4	3	2	1	0
0	0	FORMAT EN	0	0	0	0	0
W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 40. Register 4Bh Field Descriptions**

Bit	Field	Type	Reset	Description
7-6	0	W	0h	Must write 0
5	FORMAT EN	R/W	0h	This bit enables control for data format selection using the FORMAT SEL register bit. 0 = Default, output is in twos complement format 1 = Output is in offset binary format after FORMAT SEL bit is also set
4-0	0	W	0h	Must write 0

**7.5.2.4.7 Register 4Dh (address = 4Dh), Main Digital Page (6800h)**
**Figure 100. Register 4Dh**

7	6	5	4	3	2	1	0
0	0	0	0	DEC MOD EN	0	0	0
W-0h	W-0h	W-0h	W-0h	R/W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 41. Register 4Dh Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	0	W	0h	Must write 0
3	DEC MOD EN	R/W	0h	This bit enables control of decimation filter mode via the DECFIL MODE[3:0] register bits. 0 = Default 1 = Decimation modes control is enabled
2-0	0	W	0h	Must write 0

**7.5.2.4.8 Register 4Eh (address = 4Eh), Main Digital Page (6800h)**
**Figure 101. Register 4Eh**

7	6	5	4	3	2	1	0
CTRL NYQUIST	0	0	0	0	0	0	0
R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 42. Register 4Eh Field Descriptions**

Bit	Field	Type	Reset	Description
7	CTRL NYQUIST	R/W	0h	This bit enables selecting the Nyquist zone using register 42h, bits 2-0. 0 = Selection disabled 1 = Selection enabled
6-0	0	W	0h	Must write 0

**7.5.2.4.9 Register 52h (address = 52h), Main Digital Page (6800h)**
**Figure 102. Register 52h**

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	DIG GAIN EN
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 43. Register 52h Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	0	W	0h	Must write 0
0	DIG GAIN EN	R/W	0h	Enables selecting the digital gain for register 44h. 0 = Digital gain disabled 1 = Digital gain enabled

**7.5.2.4.10 Register ABh (address = ABh), Main Digital Page (6800h)**
**Figure 103. Register ABh**

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	LSB SEL EN
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 44. Register ABh Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	0	W	0h	Must write 0
1-0	LSB SEL EN	R/W	0h	Enable control for register bit LSB SELECT 0 = Default 1 = LSB of 16-bit ADC data can be programmed as fast OVR using LSB SELECT bit.

**7.5.2.4.11 Register ADh (address = ADh), Main Digital Page (6800h)**
**Figure 104. Register ADh**

7	6	5	4	3	2	1	0
0	0	0	0	0	0	LSB SELECT	
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 45. Register ADh Field Descriptions**

Bit	Field	Type	Reset	Description
7-2	0	W	0h	Must write 0
1-0	LSB SELECT	R/W	0h	Enables output of the FOVR flag instead of the output data LSB. 00 = Output is 16-bit data 11 = Output data LSB is replaced by the FOVR information for each channel

**7.5.2.4.12 Register F7h (address = F7h), Main Digital Page (6800h)**
**Figure 105. Register F7h**

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	DIG RESET
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: W = Write only; -n = value after reset

**Table 46. Register F7h Field Descriptions**

Bit	Field	Type	Reset	Description
7-1	0	W	0h	Must write 0
0	DIG RESET	W	0h	Self-clearing reset for the digital block. Does not include the interleaving correction. 0 = Normal operation 1 = Digital reset

### 7.5.2.5 JESD Digital Page (6900h) Registers

#### 7.5.2.5.1 Register 0h (address = 0h), JESD Digital Page (6900h)

**Figure 106. Register 0h**

7	6	5	4	3	2	1	0
CTRL K	0	0	TESTMODE EN	FLIP ADC DATA	LANE ALIGN	FRAME ALIGN	TX LINK DIS
R/W-0h	W-0h	W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h	R/W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 47. Register 0h Field Descriptions**

Bit	Field	Type	Reset	Description
7	CTRL K	R/W	0h	Enable bit for a number of frames per multi frame. 0 = Default is five frames per multi frame 1 = Frames per multi frame can be set in register 06h
6-5	0	W	0h	Must write 0
4	TESTMODE EN	R/W	0h	This bit generates the long transport layer test pattern mode, as per section 5.1.6.3 of the JESD204B specification. 0 = Test mode disabled 1 = Test mode enabled
3	FLIP ADC DATA	R/W	0h	0 = Normal operation 1 = Output data order is reversed: MSB to LSB.
2	LANE ALIGN	R/W	0h	This bit inserts the lane alignment character (K28.3) for the receiver to align to lane boundary, as per section 5.3.3.5 of the JESD204B specification. 0 = Normal operation 1 = Inserts lane alignment characters
1	FRAME ALIGN	R/W	0h	This bit inserts the lane alignment character (K28.7) for the receiver to align to lane boundary, as per section 5.3.3.5 of the JESD204B specification. 0 = Normal operation 1 = Inserts frame alignment characters
0	TX LINK DIS	R/W	0h	This bit disables sending the initial link alignment (ILA) sequence when SYNC is de-asserted. 0 = Normal operation 1 = ILA disabled

**7.5.2.5.2 Register 1h (address = 1h), JESD Digital Page (6900h)**
**Figure 107. Register 1h**

7	6	5	4	3	2	1	0
SYNC REG	SYNC REG EN	JESD FILTER			JESD MODE		
R/W-0h	R/W-0h	R/W-0h			R/W-01h		

LEGEND: R/W = Read/Write; -n = value after reset

**Table 48. Register 1h Field Descriptions**

Bit	Field	Type	Reset	Description
7	SYNC REG	R/W	0h	Register control for sync request. 0 = Normal operation 1 = ADC output data are replaced with K28.5 characters. Register bit SYNC REG EN must also be set to 1.
6	SYNC REG EN	R/W	0h	Enables register control for sync request. 0 = Use the SYNC pin for sync requests 1 = Use the SYNC REG register bit for sync requests
5-3	JESD FILTER	R/W	0h	These bits and the JESD MODE bits set the correct LMFS configuration for the JESD interface. The JESD FILTER setting must match the configuration in the decimation filter page. 000 = Filter bypass mode 100 = Decimate-by-4 110 = Decimate-by-2 111 = Decimate-by-4 complex (IQ) All others = Not used
2-0	JESD MODE	R/W	01h	These bits select the number of serial JESD output lanes per ADC. The JESD PLL MODE register bit located in the JESD analog page must also be set accordingly. 001 = 20X mode, four lanes per ADC 010 = 40X mode, two lanes per ADC 100 = 40X mode, LMFS = 4211 only All others = Not used

**7.5.2.5.3 Register 2h (address = 2h), JESD Digital Page (6900h)**
**Figure 108. Register 2h**

7	6	5	4	3	2	1	0
LINK LAYER TESTMODE		LINK LAYER RPAT		LMFC MASK RESET	0	0	0
R/W-0h		R/W-0h		R/W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 49. Register 2h Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	LINK LAYER TESTMODE	R/W	0h	These bits generate a pattern according to clause 5.3.3.8.2 of the JESD204B document. 000 = Normal ADC data 001 = D21.5 (high-frequency jitter pattern) 010 = K28.5 (mixed-frequency jitter pattern) 011 = Repeat initial lane alignment (generates a K28.5 character and continuously repeats lane alignment sequences) 100 = 12 octet RPAT jitter pattern All others = Not used
4	LINK LAYER RPAT	R/W	0h	This bit changes the running disparity in the modified RPAT pattern test mode (only when the link layer test mode = 100). 0 = Normal operation 1 = Changes disparity
3	LMFC MASK RESET	R/W	0h	Mask LMFC reset coming to digital block. 0 = LMFC reset is not masked 1 = Ignore LMFC reset request
2-0	0	W	0h	Must write 0



**7.5.2.5.4 Register 3h (address = 3h), JESD Digital Page (6900h)**
**Figure 109. Register 3h**

7	6	5	4	3	2	1	0
FORCE LMFC COUNT	LMFC COUNT INIT					RELEASE ILANE SEQ	
R/W-0h	R/W-0h					R/W-0h	

LEGEND: R/W = Read/Write; -n = value after reset

**Table 50. Register 3h Field Descriptions**

Bit	Field	Type	Reset	Description
7	FORCE LMFC COUNT	R/W	0h	This bit forces the LMFC count. 0 = Normal operation 1 = Enables using a different starting value for the LMFC counter
6-2	MASK SYSREF	R/W	0h	When SYSREF transmits to the digital block, the LMFC count resets to 0 and K28.5 stops transmitting when the LMFC count reaches 31. The initial value that the LMFC count resets to can be set using LMFC COUNT INIT. In this manner, the receiver can be synchronized early because it receives the LANE ALIGNMENT SEQUENCE early. The FORCE LMFC COUNT register bit must be enabled.
1-0	RELEASE ILANE SEQ	R/W	0h	These bits delay the generation of the lane alignment sequence by 0, 1, 2 or 3 multi frames after the code group synchronization. 00 = 0 01 = 1 10 = 2 11 = 3

**7.5.2.5.5 Register 5h (address = 5h), JESD Digital Page (6900h)**
**Figure 110. Register 5h**

7	6	5	4	3	2	1	0
SCRAMBLE EN	0	0	0	0	0	0	0
R/W-Undefined	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 51. Register 5h Field Descriptions**

Bit	Field	Type	Reset	Description
7	SCRAMBLE EN	R/W	Undefined	Scramble enable bit in the JESD204B interface. 0 = Scrambling disabled 1 = Scrambling enabled
6-0	0	W	0h	Must write 0

**7.5.2.5.6 Register 6h (address = 6h), JESD Digital Page (6900h)**
**Figure 111. Register 6h**

7	6	5	4	3	2	1	0
0	0	0	FRAMES PER MULTI FRAME (K)				
W-0h	W-0h	W-0h	R/W-8h				

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 52. Register 6h Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	0	W	0h	Must write 0
4-0	FRAMES PER MULTI FRAME (K)	R/W	8h	These bits set the number of multi frames. Actual K is the value in hex + 1 (that is, 0Fh is K = 16).

**7.5.2.5.7 Register 7h (address = 7h), JESD Digital Page (6900h)**
**Figure 112. Register 7h**

7	6	5	4	3	2	1	0
0	0	0	0	SUBCLASS	0	0	0
W-0h	W-0h	W-0h	W-0h	R/W-1h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 53. Register 7h Field Descriptions**

Bit	Field	Type	Reset	Description
7-4	0	W	0h	Must write 0
3	SUBCLASS	R/W	1h	This bit sets the JESD204B subclass. 000 = Subclass 0 backward compatible with JESD204A 001 = Subclass 1 deterministic latency using the SYSREF signal
2-0	0	W	0h	Must write 0

**7.5.2.5.8 Register 16h (address = 16h), JESD Digital Page (6900h)**
**Figure 113. Register 16h**

7	6	5	4	3	2	1	0
1	0	LANE SHARE	0	0	0	0	0
W-1h	W-0h	R/W-0h	W-0h	W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 54. Register 16h Field Descriptions**

Bit	Field	Type	Reset	Description
7	1	W	1h	Must write 1
6	0	W	0h	Must write 0
5	LANE SHARE	R/W	0h	When using decimate-by-4, the data of both channels are output over one lane (LMFS = 1241). 0 = Normal operation (each channel uses one lane) 1 = Lane sharing is enabled, both channels share one lane (LMFS = 1241)
4-0	0	W	0h	Must write 0

**7.5.2.5.9 Register 31h (address = 31h), JESD Digital Page (6900h)**
**Figure 114. Register 31h**

7	6	5	4	3	2	1	0
DA_BUS_REORDER[7:0]							
R/W-0h							

LEGEND: R/W = Read/Write; -n = value after reset

**Table 55. Register 31h Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DA_BUS_REORDER[7:0]	R/W	0h	Use these bits to program output connections between data streams and output lanes in decimate-by-2 and decimate-by-4 mode. <a href="#">Lane Enable with Decimation</a> lists the supported combinations of these bits.

**7.5.2.5.10 Register 32h (address = 32h), JESD Digital Page (6900h)**
**Figure 115. Register 32h**

7	6	5	4	3	2	1	0
DA_BUS_REORDER[7:0]							
R/W-0h							

LEGEND: R/W = Read/Write; -n = value after reset

**Table 56. Register 32h Field Descriptions**

Bit	Field	Type	Reset	Description
7-0	DA_BUS_REORDER[7:0]	R/W	0h	Use these bits to program output connections between data streams and output lanes in decimate-by-2 and decimate-by-4 mode. <a href="#">Lane Enable with Decimation</a> lists the supported combinations of these bits.

### 7.5.2.6 JESD Analog Page (6A00h) Register

#### 7.5.2.6.1 Register 12h-5h (address = 12h-5h), JESD Analog Page (6A00h)

**Figure 116. Register 12h**

7	6	5	4	3	2	1	0
SEL EMP LANE 1						0	0
R/W-0h						W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Figure 117. Register 13h**

7	6	5	4	3	2	1	0
SEL EMP LANE 0						0	0
R/W-0h						W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Figure 118. Register 14h**

7	6	5	4	3	2	1	0
SEL EMP LANE 2						0	0
R/W-0h						W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Figure 119. Register 15h**

7	6	5	4	3	2	1	0
SEL EMP LANE 3						0	0
R/W-0h						W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 57. Register 12h-15h Field Descriptions**

Bit	Field	Type	Reset	Description
7-2	SEL EMP LANE 1, 0, 2, or 3	R/W	0h	Selects the amount of de-emphasis for the JESD output transmitter. The de-emphasis value in dB is measured as the ratio between the peak value after the signal transition to the settled value of the voltage in one bit period. 0 = 0 dB 1 = -1 dB 3 = -2 dB 7 = -4.1 dB 15 = -6.2 dB 31 = -8.2 dB 63 = -11.5 dB
1-0	0	W-0h	0h	Must write 0

**7.5.2.6.2 Register 16h (address = 16h), JESD Analog Page (6A00h)**
**Figure 120. Register 16h**

7	6	5	4	3	2	1	0
0	0	0	0	0	0	JESD PLL MODE	
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 58. Register 16h Field Descriptions**

Bit	Field	Type	Reset	Description
7-2	0	W	0h	Must write 0
1-0	JESD PLL MODE	R/W	0h	These bits select the JESD PLL multiplication factor and must match the JESD MODE setting. 00 = 20X mode, four lanes per ADC 01 = Not used 10 = 40X mode, two lanes per ADC 11 = Not used

**7.5.2.6.3 Register 1Ah (address = 1Ah), JESD Analog Page (6A00h)**
**Figure 121. Register 1Ah**

7	6	5	4	3	2	1	0
0	0	0	0	0	0	FOVR CHA	0
W-0h	W-0h	W-0h	W-0h	W-0h	W-0h	R/W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 59. Register 1Ah Field Descriptions**

Bit	Field	Type	Reset	Description
7-2	0	W	0h	Must write 0
1	FOVR CHA	R/W	0h	Outputs FOVR signal for channel A on the PDN pin. FOVR CHA EN (register 1Bh, bit 3) must be enabled. 0 = Normal operation 1 = FOVR on the PDN pin
0	0	W	0h	Must write 0

**7.5.2.6.4 Register 1Bh (address = 1Bh), JESD Analog Page (6A00h)**
**Figure 122. Register 1Bh**

7	6	5	4	3	2	1	0
JESD SWING			0	FOVR CHA EN	0	0	0
R/W-0h			W-0h	R/W-0h	W-0h	W-0h	W-0h

LEGEND: R/W = Read/Write; W = Write only; -n = value after reset

**Table 60. Register 1Bh Field Descriptions**

Bit	Field	Type	Reset	Description
7-5	JESD SWING	R/W	0h	Selects output amplitude VOD (mVpp) of the JESD transmitter (for all lanes) 0 = 860 mVpp 1 = 810 mVpp 2 = 770 mVpp 3 = 745 mVpp 4 = 960 mVpp 5 = 930 mVpp 6 = 905 mVpp 7 = 880 mVpp
4	0	W	0h	Must write 0
3	FOVR CHA EN	R/W	0h	Enables overwrite of PDN pin with the FOVR signal from ChA. 0 = Normal operation 1 = PDN is being overwritten
2-0	JESD PLL MODE	R/W	0h	Must write 0

## 8 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

#### 8.1.1 Start-Up Sequence

The steps described in [Table 61](#) are recommended as the power-up sequence with the ADS54J60 in 20X mode (LMFS = 8224).

**Table 61. Initialization Sequence**

STEP	SEQUENCE	DESCRIPTION	PAGE BEING PROGRAMMED	COMMENT
1	Power-up the device	Bring up the supplies to IOVDD = 1.15 V, DVDD = AVDD = 1.9 V, and AVDD3V = 3.0 V.	—	These supplies can be brought up in any order.
2	Reset the device	Apply a hardware reset by pulsing pin 48 (low→high→low).	—	A hardware reset clears all registers to their default values.
		Register writes are equivalent to a hardware reset.	—	—
		Write address 0-000h with 81h.	General register	Reset registers in the ADC and master pages of the analog bank. This bit is self-clearing bit.
		Write address 4-001h with 00h and address 4-002h with 00h.	Unused page	Clear any unwanted content from the unused pages of the JESD bank.
		Write address 4-003h with 00h and address 4-004h with 68h.	—	Select the main digital page of the JESD bank.
		Write address 6-0F7h with 01h for channel A and address 7-0F7h with 01h for channel B.	Main digital page (JESD bank)	Use the DIG RESET register bit to reset all pages in the JESD bank. This bit is a self-clearing bit.
		Write address 6-000h with 01h, then address 6-000h with 00h.		Pulse the PULSE RESET register bit for channel A.
Write address 7-000h with 01h, then address 7-000h with 00h.	—	Pulse the PULSE RESET register bit for channel B.		
3	Performance modes	Write address 0-011h with 80h.	—	Select the master page of the analog bank.
		Write address 0-059h with 20h.	Master page (analog bank)	Set the ALWAYS WRITE 1 bit.
4	Program registers for 20X or 40X serialization	Write address 4-003h with 00h and address 4-004h with 69h.	—	Select the JESD digital page.
		Write address 6-000h with 80h.	JESD digital page (JESD bank)	Set the CTRL K bit for channel A.
		Write address 6-001h with 21h.		Enable 20X serialization.
		Write address 6-001h with 22h.		Enables 40X serialization when written together.
		Write address 6-016h with 90h.		
		Write address 6-031h with AAh.		—
Repeat the above step for channel B by writing 7 instead of 6 as the configuration bits.	—			
5	Set the value of K and the SYSREF signal frequency accordingly	Write address 6-006h with XXh (choose the value of K).	JESD digital page (JESD bank)	For example, if K = 31 by writing address 6-006h with 1Fh, the SYSREF signal frequency must be kept less than or equal to 250 MHz / 32 = 7.8125 MHz.
6	Set the ALWAYS WRITE 1 bits	Write address 4-003h with 00h and address 4-004h with 6Ah.	—	Select the JESD analog page.
		Write address 6-012h with 02h and address 7-012h with 02h.	JESD analog page (JESD bank)	Set the ALWAYS WRITE 1 bit of both channels.
7	JESD lane alignment	Pull the SYNCB pin (pin 63) low	—	Transmit K28.5 characters.
		Pull the SYNCB pin high		After the receiver is synchronized, initiate an ILA phase and subsequent transmissions of ADC data.

### 8.1.2 Hardware Reset

Figure 123 and Table 62 illustrate the timing for a hardware reset.




Figure 123. Hardware Reset Timing Diagram

Table 62. Timing Requirements for Figure 123

		MIN	TYP	MAX	UNIT
t <sub>1</sub>	Power-on delay: delay from power up to active high RESET pulse	1			ms
t <sub>2</sub>	Reset pulse duration: active high RESET pulse duration	10			ns
t <sub>3</sub>	Register write delay: delay from RESET disable to SEN active	100			ns

### 8.1.3 SNR and Clock Jitter

The signal-to-noise ratio (SNR) of the ADC is limited by three different factors: quantization noise, thermal noise, and jitter, as shown in Equation 4. The quantization noise is typically not noticeable in pipeline converters and is 98 dB for a 16-bit ADC. The thermal noise limits the SNR at low input frequencies and the clock jitter sets the SNR for higher input frequencies.

$$SNR_{ADC} [dBc] = -20 \log \sqrt{\left(10^{-\frac{SNR_{Quantization\ Noise}}{20}}\right)^2 + \left(10^{-\frac{SNR_{Thermal\ Noise}}{20}}\right)^2 + \left(10^{-\frac{SNR_{Jitter}}{20}}\right)^2} \quad (4)$$

The SNR limitation resulting from sample clock jitter can be calculated by Equation 5:

$$SNR_{Jitter} [dBc] = -20 \log(2\pi \times f_{in} \times T_{Jitter}) \quad (5)$$

The total clock jitter ( $T_{Jitter}$ ) has two components: the internal aperture jitter (130 fs) is set by the noise of the clock input buffer and the external clock jitter.  $T_{Jitter}$  can be calculated by Equation 6:

$$T_{Jitter} = \sqrt{(T_{Jitter, Ext\_Clock\_Input})^2 + (T_{Aperture\_ADC})^2} \quad (6)$$

External clock jitter can be minimized by using high-quality clock sources and jitter cleaners as well as band-pass filters at the clock input. A faster clock slew rate also improves the ADC aperture jitter.




# ADS54J60

SBAS706B – APRIL 2015 – REVISED AUGUST 2015

[www.ti.com](http://www.ti.com)


The ADS54J60 has a thermal noise of approximately 71.1 dBFS and an internal aperture jitter of 145 fs. The SNR, depending on the amount of external jitter for different input frequencies, is shown in [Figure 124](#).



**Figure 124. SNR versus Input Frequency and External Clock Jitter**

## 8.2 Typical Application

The ADS54J60 is designed for wideband receiver applications demanding excellent dynamic range over a large input frequency range. A typical schematic for an ac-coupled receiver is shown in [Figure 125](#).



NOTE: GND = AGND and DGND connected in the PCB layout.



**Figure 125. AC-Coupled Receiver**

## Typical Application (continued)


### 8.2.1 Design Requirements

#### 8.2.1.1 Transformer-Coupled Circuits

Typical applications involving transformer-coupled circuits are discussed in this section. Transformers (such as ADT1-1WT or WBC1-1) can be used up to 300 MHz to achieve good phase and amplitude balances at the ADC inputs. When designing dc driving circuits, the ADC input impedance must be considered. [Figure 126](#) and [Figure 127](#) show the impedance ( $Z_{IN} = R_{IN} \parallel C_{IN}$ ) across the ADC input pins.



By using the simple drive circuit of [Figure 128](#), uniform performance can be obtained over a wide frequency range. The buffers present at the analog inputs of the device help isolate the external drive source from the switching currents of the sampling circuit.




### 8.2.2 Detailed Design Procedure

For optimum performance, the analog inputs must be driven differentially. This architecture improves common-mode noise immunity and even-order harmonic rejection. A small resistor (5 Ω to 10 Ω) in series with each input pin is recommended to damp out ringing caused by package parasitics, as shown in [Figure 128](#).

**Typical Application (continued)**

**8.2.3 Application Curves**

Figure 129 and Figure 130 show the typical performance at 170 MHz and 230 MHz, respectively.



**9 Power Supply Recommendations**

The device requires a 1.8-V nominal supply for DRVDD, a 1.9-V nominal supply for AVDD, and a 3.0-V nominal supply for AVDD3V. There is no specific sequence for power-supply requirements during device power-up. AVDD, DRVDD, and AVDD3V can power-up in any order.

## 10 Layout

### 10.1 Layout Guidelines

The device evaluation module (EVM) layout can be used as a reference layout to obtain the best performance. A layout diagram of the EVM top layer is provided in [Figure 131](#). Complete layout of EVM is available at [ADS54J60's EVM folder](#). Some important points to remember during board layout are:

- Analog inputs are located on opposite sides of the device pinout to ensure minimum crosstalk on the package level. To minimize crosstalk onboard, the analog inputs must exit the pinout in opposite directions, as illustrated in the reference layout of [Figure 131](#) as much as possible.
- In the device pinout, the sampling clock is located on a side perpendicular to the analog inputs in order to minimize coupling between them. This configuration is also maintained on the reference layout of [Figure 131](#) as much as possible.
- Keep digital outputs away from the analog inputs. When these digital outputs exit the pinout, the digital output traces must not be kept parallel to the analog input traces because this configuration can result in coupling from the digital outputs to the analog inputs and degrade performance. All digital output traces to the receiver [such as a field-programmable gate array (FPGA) or an application-specific integrated circuit (ASIC)] must be matched in length to avoid skew among outputs.
- At each power-supply pin (AVDD, DRVDD, or AVDDD3V), keep a 0.1- $\mu$ F decoupling capacitor close to the device. A separate decoupling capacitor group consisting of a parallel combination of 10- $\mu$ F, 1- $\mu$ F, and 0.1- $\mu$ F capacitors can be kept close to the supply source.

## 10.2 Layout Example




Figure 131. ADS54J60 EVM layout

## 11 Device and Documentation Support

### 11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.2 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ADS54J60IRMP	ACTIVE	VQFN	RMP	72	168	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ54J60	<a href="#">Samples</a>
ADS54J60IRMPT	ACTIVE	VQFN	RMP	72	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	AZ54J60	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# RMP0072A



# PACKAGE OUTLINE

## VQFN - 0.9 mm max height

VQFN



4221047/B 02/2014

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


RMP0072A

VQFN - 0.9 mm max height

VQFN



LAND PATTERN EXAMPLE  
SCALE:8X



SOLDER MASK DETAILS

4221047/B 02/2014

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see QFN/SON PCB application report in literature No. SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).

# EXAMPLE STENCIL DESIGN

RMP0072A

VQFN - 0.9 mm max height

VQFN



SOLDER PASTE EXAMPLE  
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD  
 62% PRINTED SOLDER COVERAGE BY AREA  
 SCALE:8X

4221047/B 02/2014

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)