

LMU557/558

8 x 8-bit Parallel Multiplier

FEATURES

- ☐ 60 ns Worst-Case Multiply Time
- ☐ Low Power CMOS Technology
- ☐ Replaces Am25S557/558, 54S557/558
- ☐ Fully Combinatorial, No Clocks Required
- ☐ Two's Complement, Unsigned, or Mixed Operands
- ☐ Three-State Outputs
- ☐ Available 100% Screened to MIL-STD-883, Class B
- ☐ Package Styles Available:
 - 40-pin Plastic DIP
 - 40-pin Ceramic DIP

DESCRIPTION


The LMU557 and LMU558 are highspeed, low power 8-bit parallel multipliers. They are pin for pin equivalents with 54S557 and 54S558 type multipliers. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.

Both the LMU557 and LMU558 produce the 16-bit product of two 8-bit signed or unsigned numbers in a single unclocked operation. Assertion of control inputs TCA and TCB indicate that the corresponding input value is in two's complement notation.

Provision is made for proper rounding for any combination of signed or unsigned inputs. The RU input to the LMU558 causes the product to be rounded to 8 bits of precision for unsigned or mixed mode multiplication. For multiplication of two signed operands, the RS input is used for rounding, and the most significant bit of the product is discarded. [It will be identical to the sign bit for all except the $(-2^8) \cdot (-2^8)$ case, which will cause overflow if the result MSB is not considered.]


The LMU557 internally produces the RU and RS controls from a single round input, denoted R. With R asserted, RS rounding occurs if either TCA or TCB is asserted, while RU rounding is implemented for TCA and TCB not asserted. This implementation frees a pin for control of the transparent output latch in the LMU557 via the G input.

Both the LMU557 and LMU558 offer three-state output buffers controlled by the \overline{OE} input. The LMU557 has a 16-bit transparent latch between the multiplier array and the output drivers for flexibility in implementing pipelined systems. This latch is transparent when G is HIGH, and holds its state when G is LOW. In addition, both polarities of the result MSB (R15) are available as separate output pins to allow simple expansion to longer word lengths in signed multiplication.



8 x 8-bit Parallel Multiplier

FIGURE 1A. INPUT FORMATS	
Ain	Bin
Fractional Two's Complement	ent ———
	7 6 5 \$\bigsep 2 1 0 \\ -2^\circ 2^{-1} 2^{-2} \\ 2^{-5} 2^{-6} 2^{-7} \\ Sign)
Integer Two's Complemen	nt —————
	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
Unsigned Fractional— 7 6 5 2 1 0 2-1 2-2 2-3 2-6 2-7 2-8	7 6 5 2 1 0 2 ⁻¹ 2 ⁻² 2 ⁻³ 2 ⁻⁶ 2 ⁻⁷ 2 ⁻⁸
Unsigned Integer 7 6 5 ★ 2 1 0 2 ⁷ 2 ⁶ 2 ⁵ 2 ² 2 ¹ 2 ⁰	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$





8 x 8-bit Parallel Multiplier

MAXIMUM RATINGS Above which useful life may be impaired (Notes 1, 2, 3, 8)			
Storage temperature			
Operating ambient temperature			
Vcc supply voltage with respect to ground			
Input signal with respect to ground	–3.0 V to +7.0 V		
Signal applied to high impedance output	3.0 V to +7.0 V		
Output current into low outputs	25 mA		
Latchup current			

OPERATING CONDITIONS To meet specified electrical and switching characteristics						
Mode	Temperature Range (Ambient)	Supply Voltage				
Active Operation, Commercial	0°C to +70°C	$4.75 \text{ V} \le \text{V} \text{CC} \le 5.25 \text{ V}$				
Active Operation, Military	-55°C to +125°C	4.50 V ≤ V CC ≤ 5.50 V				


Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V OH	Output High Voltage	Vcc = Min., Iон = -2.0 mA	3.5			V
V OL	Output Low Voltage	VCC = Min., IOL = 8.0 mA			0.5	V
V 1H	Input High Voltage		2.0		V cc	٧
V IL	Input Low Voltage	(Note 3)	0.0		0.8	٧
lix	Input Current	Ground ≤ VIN ≤ VCC (Note 12)			±20	μA
loz	Output Leakage Current	Ground ≤ VOUT ≤ VCC (Note 12)			±20	μΑ
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		17	35	mA
ICC2	Vcc Current, Quiescent	(Note 7)			1.0	mA

8 x 8-bit Parallel Multiplier

SWITCHING CHARACTERISTICS

COMMERCIAL OPERATING RANGE (0°C to +70°C) Notes 9, 10 (ns)			
		LMU557/5	558-
		60	
Symbol	Parameter	Min	Max
t PD	A, B, TCx, R Inputs to R15-8, R15		60
t PD	A, B, TCx, R Inputs to R7-0		55
tpw	G Pulse Width	15	
t s	A, B, TCx, R Inputs to G Setup Time	45	
tH	G to A, B, TCx, R Hold Time	0	
t ENG	G Enable to Result		30
t ENA	Three-State Output Enable Delay (Note 11)		25
tois	Three-State Output Disable Delay (Note 11)		20

MILITAR	MILITARY OPERATING RANGE (-55°C to +125°C) Notes 9, 10 (ns)				
		LMU557/558-			
		70			
Symbol	Parameter	Min Max			
t PD	A, B, TCx, R Inputs to R15-8, R15	70			
t PD	A, B, TCx, R Inputs to R7-0	60			
t PW	G Pulse Width	20			
ts	A, B, TCx, R Inputs to G Setup Time	55			
tн	G to A, B, TCx, R Hold Time	0			
teng	G Enable to Result	35			
tENA	Three-State Output Enable Delay (Note 11)	30			
tDIS	Three-State Output Disable Delay (Note 11)	25			



4-14

8 x 8-bit Parallel Multiplier

NOTES

- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
- 3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.
- 4. Actual test conditions may vary from those designated but operation is guaranteed as specified.
- 5. Supply current for a given application can be accurately approximated by:

 NCV^2F

where

N = total number of device outputs

C = capacitive load per output

V = supply voltage F = clock frequency

- 6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
- 7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
- 8. These parameters are guaranteed but not 100% tested.


9. AC specifications are tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tENA/tDIS test), and input levels of nominally 0 to 3.0 V. Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed. For tENABLE and tDISABLE measurements, the load current is increased to 10 mA to reduce the RC delay component of the measurement.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:

- a. A 0.1 µF ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
- b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
- c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground
- 10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from

the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

- Transition is measured ±200 mV from steady-state voltage with specified loading.
- 12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.



8 x 8-bit Parallel Multiplier

	LMU557 — ORDERING	GINFORMATION		
	40-pin — 0.6" wide			
	A0	40 TCA 39 Ro 38 R1 37 R2 36 R3 35 R4 34 R5 33 R6 32 R7 31 R8 30 GND 29 R9 28 R10 27 R11 26 R12 25 R13 24 R14 23 R15 22 R15 21 OE		
eed	Plastic DIP (P3)	Ceramic DIP (C11)		
	0°C to +70°C — COMMERCIA		 	_
ns	LMU557PC60	LMU557CC60		
	-55°C to +125°C — COMME	RCIAL SCREENING	 	
ns		LMU557CM70		
	-55°C to +125°C — MIL-S		 	
ns		LMU557CMB70		

4-16



8 x 8-bit Parallel Multiplier

