
Directly Compatible for Use With: SN54LS181/SN74LS181, SN54S281/SN74S281, SN54S381, SN74S381, SN54S481/SN74S481

PIN DESIGNATIONS

ALTERNATIVE	DESIGNATIONS†	PIN NOS.	FUNCTION			
GO, G1, G2, G3	G0, G1, G2, G3	3, 1, 14, 5	CARRY GENERATE INPUTS			
P0, P1, P2, P3	P0, P1, P2, P3	4, 2, 15, 6	CARRY PROPAGATE INPUTS			
Cn	¯C _n	13	CARRY INPUT			
C _{n+x} , C _{n+y} , C _{n+z}	$\overline{C}_{n+x}, \overline{C}_{n+y}, \overline{C}_{n+z}$	12, 11, 9	CARRY OUTPUTS			
Ğ	Y	10	CARRY GENERATE OUTPU			
P	×	7	CARRY PROPAGATE OUTPUT			
V	Vcc		SUPPLY VOLTAGE			
G	ND	8	GROUND			

 $[\]ensuremath{^{\dagger}}$ Interpretations are illustrated in the 'LS181, 'S181 data sheet.


logic symbol‡




[‡]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

SN54S182 . . . J OR W PACKAGE SN74S182 . . . D OR N PACKAGE (TOP VIEW)



SN54S182 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description

The SN54S182 and SN74S182 are high-speed, look-ahead carry generators capable of anticipating a carry across four binary adders or group of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagate-carry functions are provided as enumerated in the pin designation table above.

When used in conjunction with the 'LS181 or 'S181 arithmetic logic unit (ALU), these generators provide high-speed carry look-ahead capability for any word length. Each 'S182 generates the look-ahead (anticipated carry) across a group of four ALUs and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits. The method of cascading 'S182 circuits to perform multilevel look-ahead is illustrated under typical application data.

The carry functions (inputs, outputs, generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions as explained on the 'LS181 and 'S181 data sheet are also applicable to and compatible with the look-ahead generator. Logic equations for the 'S182 are:

$$\begin{array}{lll} C_{n+x} = G0 + P0 \ C_{n} & \overline{C}_{n+x} = \overline{Y0 \ (X0 + C_{n})} \\ C_{n+y} = G1 + P1 \ G0 + P1 \ P0 \ C_{n} & \overline{C}_{n+y} = \overline{Y1 \ [X1 + Y0 \ (X0 + C_{n})]} \\ C_{n+z} = G2 + P2 \ G1 + P2 \ P1 \ G0 + P2 \ P1 \ P0 \ C_{n} & \overline{C}_{n+z} = \overline{Y2 \ (X2 + Y1 \ [X1 + Y0 \ (X0 + C_{n})])} \\ \overline{C}_{n+z} = \overline{Y2 \ (X3 + Y2) \ (X3 + X2 + Y1) \ (X3 + X2 + X1 + Y0)} \\ \overline{C}_{n+z} = \overline{Y3 \ (X3 + Y2) \ (X3 + X2 + Y1) \ (X3 + X2 + X1 + Y0)} \\ \overline{C}_{n+z} = \overline{Y3 \ (X3 + Y2) \ (X3 + X2 + Y1) \ (X3 + X2 + X1 + Y0)} \\ \overline{C}_{n+z} = \overline{Y0 \ (X0 + C_{n})} \\ \overline{C}_{n+z} = \overline{Y0 \ (X0 + C_{n})} \\ \overline{C}_{n+z} = \overline{Y2 \ (X3 + Y2) \ (X3 + X2 + Y1) \ (X3 + X2 + X1 + Y0)} \\ \overline{C}_{n+z} = \overline{Y3 \ (X3 + Y2) \ (X3 + X2 + Y1) \ (X3 + X2 + X1 + Y0)} \\ \overline{C}_{n+z} = \overline{Y3 \ (X3 + Y2) \ (X3 + X2 + Y1) \ (X3 + X2 + X1 + Y0)} \\ \overline{C}_{n+z} = \overline{Y0 \ (X0 + C_{n})} \\ \overline{C}_{n+z} = \overline{Y0 \ (X0 + C_{n}$$



FUNCTION TABLE FOR G OUTPUT

	INPUTS								
G3	G2	Ğ1	G0	P3	P2	P1	Ğ		
L	Х	Х	Х	X	X	X	L		
х	L	X	X	L	X	X	L		
х	X	L	X	L	L	X	L		
×	X	X	L	L	L	L	L		
	All	othe	r comi	binat	ions		н		

FUNCTION TABLE FOR P OUTPUT

	INP	OUTPUT		
P3	P2	P1	P	
L	L,	L	L	L
	All d	н		
cc	mbi	ons		

FUNCTION TABLE FOR c_{n+x} OUTPUT

H	NPUT	OUTPUT	
Ğ0	PO Cn		C _{n+x}
L	Х	Х	Н
х	L	Н	н
	ll othe binati		L

FUNCTION TABLE FOR C_{n+y} OUTPUT

	iN	OUTPUT			
G1	G0	P1	ΡO	Cn	C _{n+y}
L	Х	Х	×	Х	Н
X	L	L	X	X	н
x	Х	L	L	Н	н
	ΑI				
	coml	oinat	tions		_


FUNCTION TABLE FOR Cn+z OUTPUT

		OUTPUT					
Ğ2	Ğ1	Ğ0	P2	P1	PO	Cn	C _{n+z}
L	X	Х	Х	Х	Х	Х	н
X	L	X	L	X	X	Х	н
X	X	L	L	L	X	X	н
X	X	X	L	L	L	Н	н
	All		L				

H = high level, L = low level, X = irrelevant


Any inputs not shown in a given table are irrelevant with respect to that output.

logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage	
Interemitter voltage (see Note 2)	. 5.5 V
Operating free-air temperature range: SN54S18255°C to	125°C
SN74S182 0 °C 1	to 70°C
Storage temperature range65°C to	150°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter input transistor. For these circuits, this rating applies to each \overline{G} input in conjunction with any other \overline{G} input or in conjunction with any \overline{P} input.



recommended operating conditions

	S	SN54S182			SN74S182			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	٧	
High-level output current, IOH			-1			-1	mA	
Low-level output current, IOL			20			20	mA	
Operating free-air temperature, TA	-55		125	0		70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	NDITIONS†	S	N54S18	32	S	UNIT			
	PANAME	IEU	IEST CO	MDITIONS.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage	ge			2			2	•		V
ViL	Low-level input voltage	je					0.8			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.2			-1.2	V
VOH	High-level output volt	age	V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -1 mA	2.5	3.4		2.7	3.4		٧
VOL	DL Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OL} = 20 mA			0.5			0.5	٧
11	Input current at maxi	mum input voltage	V _{CC} = MAX,	V _I = 5.5 V			1			1	mA
	High-level input current	C _n input	V _{CC} = MAX,				50			50	
		P3 input					100			100	
		P2 input		V: = 0.3.V			150			150	
ЧН		PO, P1, or G3 input		V ₁ = 2.7 V			200			200	μΑ
		GO or G2 input					350			350	1
		G1 input	1				400			400	1
		C _n input					-2			-2	
		P3 input	1				-4			-4	
	Low-level	P2 input	1,,,,,,	V - 0 T V			-6			-6	1
ΙĮĽ	input current	PO, P1, or G3 input	V _{CC} = MAX,	V = 0.5 V			-8			-8	mA
	•	GO or G2 input	1				-14			-14	1
		G1 input	1				-16			-16	1
Tos	IOS Short-circuit output current§		V _{CC} = MAX		-40		-100	-40		-100	mA
Іссн	ICCH Supply current, all outputs high		V _{CC} = 5 V,	See Note 3		35	65		35	70	mA
CCL	Supply current, all ou	tputs low	V _{CC} = MAX,	See Note 4		69	99		69	109	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Go, G1, G2, G3,	C _{n+x} , C _{n+y} ,			4.5	7	ns
tPHL	P0, P1, P2, or P3	or C _{n+z}	1		4.5	7] ""
tPLH	G0, G1, G2, G3,	G	7		5	7.5	ns
tPH L	P1, P2, or P3	"	$R_L = 280 \Omega$, $C_L = 15 pF$,		7	10.5	113
t₽LH	P0, P1, P2, or P3	ī Ģ	See Note 5		4.5	6.5	ns
tPHL	10,11,12,0113	•			6.5	10	1
^t PLH	- C _n	C _{n+x} , C _{n+y} , or C _{n+z}			6.5	10	ns
tPHL.	on .	or C _{n+z}			7	10.5	3

NOTE 5: Load circuits and voltage waveforms are shown in Section 1.




 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time and duration of the short-circuit test should not exceed one second.

NOTES: 3. ICCH is measured with all outputs open, inputs \$\overline{P}\$3 and \$\overline{G}\$3 at 4.5 V, and all other inputs grounded. MAX is determined at 5.5 V.

^{4.} ICCL is measured with all outputs open; inputs \$\overline{G0}\$, \$\overline{G1}\$, and \$\overline{G2}\$ at 4.5 V; and all other inputs grounded.

TYPICAL APPLICATION DATA



64-BIT ALU, FULL-CARRY LOOK-AHEAD IN THREE LEVELS

Remaining inputs and outputs of 'LS181, 'S181, 'S281, 'S381, and 'S481 are not shown.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated